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ABSTRACT
The implementation of highly integrated multi-bands and multi-standards recon-
figurable radio transceivers is one of the great challenges in the area of integrated
circuit technology today. In addition the rapid market growth and high quality de-
mands that require cheaper and smaller solutions, the technical requirements for the
transceiver function of a typical wireless device are considerably multi-dimensional.
The major key performance metrics facing RFIC designers are power dissipation,
speed, noise, linearity, gain, and efficiency. Beside the difficulty of the circuit design
due to the trade-offs and correlations that exist between these parameters, the sit-
uation becomes more and more challenging when dealing with multi-standard radio
systems on a single chip and applications with different requirements on the radio
software and hardware aiming at highly flexible dynamic spectrum access. In this
dissertation, different solutions are proposed to improve the linearity, reduce the
noise and power consumption in analog and RF circuits and systems.
A system level design digital approach is proposed to compensate the harmonic
distortion components produced by transmitter circuits’ nonlinearities. The ap-
proach relies on polyphase multipath scheme uses digital baseband phase rotation
pre-distortion aiming at increasing harmonic cancellation and power consumption
reduction over other reported techniques.
New low power design techniques to enhance the noise and linearity of the receiver
front-end LNA are also presented. The two proposed LNAs are fully differential
and have a common-gate capacitive cross-coupled topology. The proposed LNAs
avoids the use of bulky inductors that leads to area and cost saving. Prototypes are
implemented in IBM 90 nm CMOS technology for the two LNAs. The first LNA
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covers the frequency range of 100 MHz to 1.77 GHz consuming 2.8 mW from a 2 V
supply. Measurements show a gain of 23 dB with a 3-dB bandwidth of 1.76 GHz.
The minimum NF is 1.85 dB while the input return loss is greater than 10 dB across
the entire band. The second LNA covers the frequency range of 100 MHz to 1.6
GHz. A 6 dBm third-order input intercept point, IIP3, is measured at the maximum
gain frequency. The core consumes low power of 1.55 mW using a 1.8 V supply. The
measured voltage gain is 15.5 dB with a 3-dB bandwidth of 1.6 GHz. The LNA has
a minimum NF of 3 dB across the whole band while achieving an input return loss
greater than 12 dB.
Finally, A CMOS single supply operational transconductance amplifier (OTA)
is reported. It has high power supply rejection capabilities over the entire gain
bandwidth (GBW). The OTA is fabricated on the AMI 0.5 um CMOS process.
Measurements show power supply rejection ratio (PSRR) of 120 dB till 10 KHz.
At 10 MHz, PSRR is 40 dB. The high performance PSRR is achieved using a high
impedance current source and two noise reduction techniques. The OTA offers a
very low current consumption of 25 uA from a 3.3 V supply.
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1. INTRODUCTION
Within the last two decades, Number of wireless standards for wireless commu-
nication has increased at a tremendous pace: Cellphones (GSM, EDGE, CDMA,
W-CDMA,UMTS etc), communication networks (WIFI 802.11 a/b/g, bluetooth,
WiMax, UWB etc), satellite services (GPS). The resulting crowded spectrum and
the increase of users’ demand for flexibility and mobility have pushed the evolution
of transceivers compatible with as many different standards and frequency bands as
possible. And since the sky has no limits, the progress in wireless communications
never stops. A strong potential, in the last decade, has been directed to the idea
on multi-bands, multi-standards on the same chip, which enables the user to access
different communications wireless standards from single portable small device. To-
gether these developments have imposed great challenges in the design of the wireless
transceivers and puts tremendous efforts on RFIC designers to provide solutions and
overcome problems especially with the rapid growth of CMOS technology into deep
sub-micron.
The implementation of highly integrated multi-bands and multi-standards recon-
figurable radio transceivers is one of the great challenges in the area of integrated
circuit technology today. In addition the rapid market growth and high quality de-
mands that require cheaper and smaller solutions, the technical requirements for the
transceiver function of a typical wireless device are considerably multi-dimensional.
The major key performance metrics facing RFIC designers are power dissipation,
speed, noise, linearity, gain, and efficiency. Beside the difficulty of the circuit design
due to the trade-offs and correlations that exist between these parameters, the sit-
uation becomes more and more challenging when dealing with multi-standard radio
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systems on a single chip and applications with different requirements on the radio
software and hardware aiming at highly flexible dynamic spectrum access.
From the RF transmitter point of view nonlinearity due to DACs, mixers, and
power amplifiers (PA) creates spectral growth outside the signal band which inter-
feres with adjacent channels. Also, the nonlinearity causes distortion within the
signal band which increases the bit error rate after reception. Therefore, transmitter
building blocks should be designed to meet both the linearity requirements and the
desired transmit spectrum mask.
From the RF receiver point of view, the quality of a communication system is
mainly influenced by the sensitivity of the receiver, which is defined as the minimum
detectable signal the receiver can catch. A critical receiver stage is the first amplifier,
low noise amplifier (LNA), that should have a low noise figure (NF) as well as suffi-
cient gain to provide high sensitivity and also a high dynamic range. Dynamic range
is set by the difference between linearity and sensitivity performance. Both metrics
continue to become progressively challenging in many systems, for example, linearity
requirements are becoming increasingly severe in many cases due to greater spectrum
usage to avoid intermodulation products from strong signals. The third-order inter-
modulation products have substantial influence on the receiver performance. These
undesired signals appear in a band close to the operating frequency and cause in-
terference in the receiver system. In most cases intermodulation can be reduced by
increasing the current through the active device however this will increase the power
consumption which is an essential design factor to be reduced for of longer battery
life and lower cost solutions.
Another important source of noise, beside the thermal and flicker noise coming
from the circuit active and passive device, is the power supply noise which can
significantly decrease the performance by reducing the dynamic range of the whole
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system especially, in high precision systems or if the circuits that are sensitive to
supply noise are at the very beginning of the power supply/reference chain. Reducing
the supply noise and having higher rejection is very essential and challenging in
System-on-Chip (SOC) design of modern integrated circuits that have employed
analog building blocks to be placed on the same die together with noisy digital
circuitry.
In this dissertation, four different projects are presented that have proposed solu-
tions to improve the linearity, reduce the noise and power consumption in analog and
RF circuits and systems. The dissertation is organized as follows: Chapter 2 pro-
vides a system level design digital approach to compensate the harmonic distortion
components produced by transmitter circuits’ nonlinearities. The approach relies on
polyphase multipath scheme uses digital baseband phase rotation pre-distortion aim-
ing at increasing harmonic cancellation and power consumption reduction over other
reported techniques. Chapters 3 and 4 provides new low power design techniques to
enhance the noise and linearity of the receiver front-end LNA. Both proposed LNAs
are fully differential and have a common-gate capacitive cross-coupled topology. The
proposed LNAs avoids the use of bulky inductors that leads to area and cost saving.
Prototypes are implemented in IBM 90 nm CMOS technology for the two LNAs.
Circuit implementations are presented for the LNAs along with simulation results
and measurements. In Chapter 5, a CMOS single supply operational transconduc-
tance amplifier (OTA), with high power supply rejection ratio (PSRR), is presented.
A high output impedance current source and noise reduction techniques are used to
improve of PSRR both at DC and at higher frequency up to the gain bandwidth
(GBW) of the OTA, respectively. The presented OTA has a simple structure and it
offers a very low current consumption compared to other reported structures. Chap-
ter 6 concludes.
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2. A MULTI-PHASE MULTI-PATH TECHNIQUE FOR DISTORTION
CANCELLATION∗
Nonlinearities in transmitter circuits, such as power amplifiers (PAs), cause degra-
dation in system performance and adjacent channel spectral growth interference.
Poly-phase multi-path is considered among the techniques that can compensate the
nonlinearities, creating a clean output spectrum. However, the poly-phase technique
requires analog phase shifters which consume considerable power. Aiming at re-
ducing the power consumption, this work presents a novel multi-phase multi-path
technique with digital phase shifters. The technique is capable of canceling most of
the harmonic and intermodulation products produced by a current-output nonlin-
ear circuit to achieve the required linearity. The proposed system has advantages
over existing poly-phase techniques in power consumption, accuracy, and flexibility.
However, it lacks image rejection and local oscillator harmonic cancellation. Detailed
analyses and simulations of the new technique are provided to show the effectiveness
of the harmonic distortion cancellation.
2.1 Introduction
In RF transmitters, nonlinearity due to DACs, mixers, and power amplifiers
(PAs) creates spectral growth outside the signal band, which interferes with adjacent
channels. Also, the nonlinearity causes distortion within the signal band, which
increases the bit error rate after reception. Therefore, transmitter building blocks
should be designed to meet both the linearity requirements and the desired transmit
spectrum mask.
∗Part of this chapter is reprinted with permission from ”A Multiphase Multipath Technique
With Digital Phase Shifters for Harmonic Distortion Cancellation,” by E. A. Sobhy and S. Hoyos,
Dec. 2010. IEEE Trans. Circuits Syst. II, vol. 57, no. 12, pp. 921-925.
4
Cartesian feedback (CFB) [1, 2] is one of the methods to linearize an RF transmit-
ter and enhance the spectral purity of nonlinear circuits. CFB is an analog solution
that achieves high efficiency and shows robustness to process parameters, supply
voltage, and junction temperature (PVT) variations, but has phase alignment lim-
itations and stability issues [2]. Digital predistortion [3, 4, 5] is also a linearization
solution. It is cost efficient but its accuracy is limited by the predistorter design and
the degree it tracks the nonlinearity.
Another solution to cancel the distortion products is using the poly-phase multi-
path technique [6, 7], in which the authors use several frequency-independent phase
shifters in a multi-path topology. Two sets of phase shifters are used: one before
and another after the nonlinear block to cancel the unwanted signal. The poly-phase
multi-path technique significantly relaxes the requirements on the high quality band-
pass LC filters used in conventional transmitters to remove the unwanted harmonics
and sidebands. This makes the poly-phase circuits very attractive in multi-standards
and cognitive radio transmitter architectures. In order not to increase the system
complexity over a single path topology, the poly-phase technique is used with current-
output nonlinear circuits [6], where the area and current are split into multi paths. In
[6], a current-output power upconverter (PU) architecture is designed based on the
poly-phase multi-path technique to produce a clean output spectrum. No RF filters
are used at the output, aiming at software-defined radio applications. As reported
in [6], the chip consumes 228 mW. A large portion of the consumed power, 156 mW,
is used to realize the second set of phase shifters.
In this work, a novel multi-phase multi-path architecture is presented that no
longer uses the analog phase shifters after the nonlinear block. Instead, these de-
rotation phase shifters are moved to the digital front-end together with the original
rotation phase shifters. This new digitally generated multi-phase topology has ad-
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vantages over the architecture in [6] such as flexibility, power saving, and robustness
to mismatches. These advantages come out at the cost of some signal loss, which can
be minimized by proper choice of the digital phase shifts, double sideband transmis-
sion, and non-cancellation of the local oscillator (LO) harmonics that can be filtered
out using a low quality bandpass filter. The Chapter is organized as follows. In
Section 2, background on the poly-phase architecture in [6] is summarized. Section 3
covers the new proposed solution, showing the analyses and simulations for single and
two-tone tests. In Section 4, mismatches between paths are considered. Applications
are presented in Section 5.
2.2 Background
Fig. 2.1 shows the poly-phase multi-path technique presented in [6]. The input
signal, at frequency ω, is injected into N paths with matched nonlinear circuits. In
each path, the signal undergoes equal phase rotation and de-rotation before and after
the nonlinear circuit, respectively. The output spectrum of the nonlinear block has
frequency components at ω and also at multiples of ω due to harmonic distortion.
The phase shift vector ϕ = [ϕ1, ϕ2, ..., ϕN ] is chosen such that phases between paths
are equidistant [ϕj = 360(j − 1)/N , j = 1, 2, 3..., N ]. Choosing such a phase shift
vector results in equal phases for the desired fundamental signals at the end of each
path. Therefore, they are aligned to add up coherently. On the other hand, the
undesired distortion components tend to cancel out after addition, except for the
harmonics at (PN + 1)ω, where P = 0, 1, 2, ... In the case of two input tones at ω1
and ω2, the nonlinear block not only generates harmonics of the two tones but also
intermodulation products at mω1 + nω2, where m and n are negative and positive
integers. Cancellation of the intermodulation products follows the same principle as
canceling the harmonics. Once again, the intermodulations at m + n = PN + 1,
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where P = 0, 1, 2, .., are not canceled by this scheme. This means that whatever the
values of N and ϕ are, some intermodulation components are never canceled.
One of the challenges of the architecture in Fig. 2.1 is the phase shifter design
after the nonlinear circuit, which is implemented in the analog domain, contrary
to the first set of phase shifters, which is implemented in the digital domain [8].
Harmonics at the output of the nonlinear circuit require de-rotation by a constant
phase over a wide band. The architecture in [6] implements the second set of phase
shifters using mixers of identical LO frequencies with different phases, as shown in
Fig. 2.2. These phases are generated by digital circuits (dividers and buffers) that
consume 69% of the total chip power [6]. Also, mismatches between these phases
affect the magnitude of canceled harmonics and intermodulations. Another point
is that the poly-phase circuit in Fig. 2.2 cannot be used if the PA is implemented
after the mixer because the de-rotation cannot be done before the nonlinear circuit.
Therefore, this topology is restricted to using the PU architecture that combines the
functionality of the PA and the upconversion mixer.
2.3 Proposed system
The proposed multi-phase multi-path circuit is shown in Fig. 2.3. The main idea
is to implement both phase shifts (rotation and de-rotation) in the digital domain
before the nonlinear block. The digitally rotated data is driven to multiple DACs
to generate the multi-phase baseband signals. Moving the de-rotation phases to the
digital domain requires proper choice of ϕ = [ϕ1, ϕ2, ..., ϕN ] to cancel the undesired
distortion products. In such a way, the second set of analog phase shifters in [6]
is avoided. As noted above, this would save 69% of the total power consumption
in the implementation of [6]. Also, having full digital control on the shifters in the
baseband leads to high accuracy in generating the phases. Hence, more immunity
7
Figure 2.1: Poly-phase multi-path technique proposed in [6].
Figure 2.2: Poly multi-path technique implemented with mixers that operate as
wide-band phase shifters.
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Figure 2.3: Proposed multi-phase multi-path technique.
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to mismatches is achieved. Moreover, the proposed technique can be applied to
conventional transmitter architectures, where the mixer is followed by a current-
ouput PA that is split into multi-PAs in the RF section, as will be shown in Section
V. It is worth mentioning that the proposed technique is more suitable to be used
with communication systems that use complex-valued constellations, such as QPSK,
that have a double sideband spectrum. In contrast, the reported technique in [6]
can be used for single sideband transmission because it is capable of canceling one
of the LO sidebands. The following subsections show how to choose N and ϕ in the
proposed technique to cancel the harmonics and intermodulations.
2.3.1 Single-tone test
Consider a sinusoidal baseband signal, x(t) = A cos(ωt), applied to the proposed
system in Fig. 2.3. Assume the nonlinear block has a memoryless characteristic
given by w(t) =
∑
k=0,1,2.. aku
k(t) where u(t) and w(t) are the input and output,
respectively, and ak is constant for all values of k. The signal, sj(t), at the end of
path j, where j = 1, 2, 3, ...N , is given by
sj(t) =
∑
k
akA
k[cosk(ωt+ ϕj) + cos
k(ωt− ϕj)]
=
∑
k
bk[cos(kωt+ kϕj) + cos(kωt− kϕj)]
=
∑
k
2bk cos(kωt) cos(kϕj). (2.1)
where bk depends on ak and A for all values of k. After adding the signals at the end
of each path, the output signal y(t) will be given as
y(t) =
∑
k
2bk cos(kωt)∑
j
cos(kϕj)
 . (2.2)
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Figure 2.4: Output spectrum of the proposed multi-phase scheme for a single-tone
input. (a) N = 2 and ϕ = [22.5o, 112.5o]. (b) N = 2 and ϕ = [24o, 84o]. ak =
[0, 1, 0.2,−1.6242, 0.5, 2.638, 0.7,−4.284, 0.8, 6.954].
From the above equation, each harmonic is multiplied by a factor γk = 2
∑
j cos(kϕj).
Canceling the kth harmonic requires choosing ϕ such that γk is equal to zero except
at k = 1, which corresponds to the desired signal component. For example, choosing
N = 2 and ϕ = [22.5o, 112.5o] results in γk = 0 for k = 2, 4, 6. Thus, the 2nd, 4th,
and 6th harmonics are canceled. Also, N = 2 and ϕ = [24o, 84o] cancel the 3rd,
5th, 9th harmonics, and any harmonic k = 3r5t for all non-negative r and t. To
verify the previous analysis, simulations are done for the proposed system when a
single-tone input is applied using ideal phase shifters and nonlinear circuits. The
spectrum of the system output, Y (k), is plotted in Fig. 2.4, which illustrates the
harmonic cancellation.
2.3.2 Two-tone test
In order to test the proposed architecture performance on intermodulation prod-
ucts, a two-tone input signal, x(t) = A1 cos(ω1t)+A1 cos(ω2t), is applied. The signal
11
at the end of path j is given by
sj(t) =
∑
k
2[bk cos(kω1t) + ck cos(kω2t)] cos(kϕj)
+
∑
m,n
2dm,n cos[(mω1 + nω2)t] cos[(m+ n)ϕj].
(2.3)
where bk, ck, and dm,n depend on ak, A1, and A2 for all non-negative integers k and
positive or negative integers values of m and n. From the above equation, the output
of the nonlinear circuit not only includes the harmonics of the input tones, but also
contains the intermodulation products at ω = mω1 +nω2. The system output signal
y(t) is given by
y(t) =
∑
k
2[bk cos(kω1t) + ck cos(kω2t)]∑
j
cos(kϕj)

+
∑
m,n
2dm,n cos[(mω1 + nω2)t]∑
j
cos[(m+ n)ϕj]

=
∑
k
[bk cos(kω1t) + ck cos(kω2t)]γk
+
∑
m,n
dm,n cos[(mω1 + nω2)t]γm,n. (2.4)
Eqn. (2.4) shows that the same factor γk is multiplied by the intermodulation terms
by replacing k with m+ n. Therefore, if N and ϕ are chosen to cancel the kth har-
monic, the intermodulation products at mω1 +nω2 with m+n = k are also canceled.
Fig. 2.5 shows the simulation results of a two-tone test. Fully differential operation
for the circuit model employed in the implementation is assumed to cancel the even
nonlinearities. Fig. 2.5(a) shows the output spectrum without distortion cancella-
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Figure 2.5: Output spectrum for a two-tone input. (a) Without distortion can-
cellation. (b) Proposed multi-phase with N = 2 and ϕ = [24o, 84o]. ak =
[0, 1, 0,−1.6242, 0, 2.638, 0,−4.284, 0, 6.954].
tion. Choosing N = 2 and ϕ = [24o, 84o] cancels the harmonics and intermodulation
products of k = m + n = 3, 5, and 9 as shown in Fig. 2.5(b). Unfortunately, the
intermodulation products at ω = mω1 + nω2 with m + n = 1 are not canceled.
Specially important in RF applications, are the third-order intermodulation prod-
ucts (2ω1 − ω2) and (2ω2 − ω1) . Cancellation of this group would also cancel the
fundamental desired signal at k = 1, as explained in [6].
Note that the fundamental components at the output of each path in the pro-
posed system do not add up in phase, which is an advantage in [6]. This attenuates
the fundamental signal, which is multiplied by a factor γ1 according to (2.2) and
(2.4), and degrades the amount of power that can be delivered to the output. To
quantify this, in the above mentioned example where N = 2 and ϕ = [24o, 84o], the
output fundamental signal is degraded by 5.8 dB. Fortunately, this degradation can
be minimized by using another set of phase shifts, ϕ = [12o, 48o], achieving the same
performance. A loss of only 1.68 dB results in this case, which is acceptable and can
be compensated by spending some extra transmission power.
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Figure 2.6: Proposed multi-phase multi-path system with gain and phase mismatches
included.
2.4 Mismatches
In the previous section, the analysis was based on ideal phase shifters and identical
nonlinear blocks. Gain and phase mismatches certainly affect the magnitude of
the canceled harmonics and intermodulation. In order to quantify the impact of
mismatches, a phase error vector α = [α1, α2, α3, ..., α2N ] and a gain error vector
β = [β1, β2, β3, ..., β2N ] are introduced, as depicted in Fig. 2.6. As an example, we
study the effect of mismatches on the proposed system when configured to cancel the
third harmonic for a single-tone input x(t) = A cos(ωt). The system uses one path
(N = 1)† and ϕ = [30o], which results in γ3 = 0 in the matched case. Considering
†N = 1 means two subpaths with ϕ1 and −ϕ1 in the proposed technique, as indicated in Fig.
2.3
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mismatches, α = [α1, α2] and β = [β1, β2], the output of the proposed system y(t) is
given by
y(t) =
∑
k
bk
[(
1 +
β1
a1
)
cos(kωt+ kϕ+ kα1)
+
(
1 +
β2
a1
)
cos(kωt− kϕ+ kα2)
]
=
∑
k
bk [Ik cos(kωt)−Qk sin(kωt)] (2.5)
where
Ik =
(
1 +
β1
a1
)
cos(kϕ+ kα1)
+
(
1 +
β2
a1
)
cos(−kϕ+ kα2) (2.6)
Qk =
(
1 +
β1
a1
)
sin(kϕ+ kα1)
+
(
1 +
β2
a1
)
sin(−kϕ+ kα2). (2.7)
In this case, the kth harmonic distortion HDk is given by
HDk =
b2k(I
2
k +Q
2
k)
b21(I
2
1 +Q
2
1)
. (2.8)
To quantify the effectiveness of the proposed multi-phase multi-path technique in
the presence of mismatches, the improvement factor ζk is defined as the ratio between
the kth harmonic distortion when no multi-phase multi-path scheme is applied (only
one nonlinear block is used) to the kth order harmonic distortion of the proposed
multi-phase system output with mismatches, i.e.,
ζk =
b2k/b
2
1
HDk
. (2.9)
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Figure 2.7: Output spectrum for a single-tone input. (a) Without distortion can-
cellation. (b) Proposed multi-phase scheme with gain and phase mismatches. (c)
Proposed multi-phase scheme without mismatches
ζ3 =
b23/b
2
1
HD3
=
I21 +Q
2
1
I23 +Q
2
3
=
(
1 + β1
a1
)2
+
(
1 + β2
a1
)2
+ 2
(
1 + β1
a1
) (
1 + β2
a1
)
cos(2ϕ+ α1 − α2)(
1 + β1
a1
)2
+
(
1 + β2
a1
)2
+ 2
(
1 + β1
a1
) (
1 + β2
a1
)
cos[6ϕ+ 3(α1 − α2)]
(2.10)
In our example (N = 1 and ϕ = [30o]), ζ3 is given by (10) at the top of the next
page. Simulations are done for the proposed system in Fig. 2.6. Fully differential
operation is used to cancel the even harmonics. The standard deviation values of
the phase and gain errors are chosen as in [9] (σα = 0.017 and σβ = 0.03). Fig. 2.7
shows the average system output spectrum over a thousand runs. Here, γ3 is shown
to be 36.5 dB, which matches well with the analytical value derived in (2.10). The
improvement factor can be generalized for any N and ϕ chosen to cancel a group of
harmonics as follows:
ζk(N,ϕ) =
B
C
(2.11)
where B and C are given by (2.12) and (2.13) at the top of the next page, respectively.
All the previous analyses and results are valid for the intermodulation products
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Figure 2.8: Conventional transmitter architecture using current-output multi-PAs
with the proposed digitally generated multi-phase technique.
at ω = mω1 + nω2 by replacing k with m+ n.
2.5 Applications
One of the limitations of the poly-phase multi-path technique reported in [6] is
that it can only be used with the current-output PU architecture. Applying the
technique on conventional transmitter architectures where the mixer is followed by
the PA will not cancel the nonlinearities. This is because the nonlinearity block (PA)
needs to be inserted between the phase shifters and the mixers for the poly-phase
technique to work, as in Fig. 2.2. On the other hand, the proposed multi-phase
17
Figure 2.9: Current-output power upconverter model with the proposed digitally
generated multi-phase multi-path technique.
technique can be applied to a current-output PA architecture that is split into multi-
PAs, as shown in Figs. 2.8 and 2.9. However, it does not cancel the signal image
and LO harmonics, which is an advantage in [6]. The proposed technique is capable
of canceling the unwanted signals that fall in the LO sidebands, i.e., the signals at
ωLO + kωB, where ωLO is the LO frequency and ωB is the baseband signal frequency,
are canceled for k 6= 1 depending on N and ϕ. This is clear in the system shown in
Fig. 2.10 that uses φ1 = 30
o to cancel the 3rd order nonlinearity.
As an example, a multi-tone signal is applied to the systems shown in Fig. 2.8 and
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B =
2N∑
i=1
(
1 +
βi
a1
)2
+ 2
N∑
i=1
(
1 +
β2i−1
a1
)(
1 +
β2i
a1
)
cos(2ϕi + α2i−1 − α2i)
+2
N−1∑
i=1
N∑
j=i+1
[ (
1 +
β2i−1
a1
)(
1 +
β2j−1
a1
)
cos(ϕi − ϕj + α2i−1 − α2j−1)
+
(
1 +
β2i
a1
)(
1 +
β2j
a1
)
cos(−ϕi + ϕj + α2i − α2j)
+
(
1 +
β2i−1
a1
)(
1 +
β2j
a1
)
cos(ϕi + ϕj + α2i−1 − α2j)
+
(
1 +
β2i
a1
)(
1 +
β2j−1
a1
)
cos(−ϕi − ϕj + α2i − α2j−1)
]
(2.12)
C =
2N∑
i=1
(
1 +
βi
a1
)2
+ 2
N∑
i=1
(
1 +
β2i−1
a1
)(
1 +
β2i
a1
)
cos[k(2ϕi + α2i−1 − α2i)]
+2
N−1∑
i=1
N∑
j=i+1
[(
1 +
β2i−1
a1
)(
1 +
β2j−1
a1
)
cos[k(ϕi − ϕj + α2i−1 − α2j−1)]
+
(
1 +
β2i
a1
)(
1 +
β2j
a1
)
cos[k(−ϕi + ϕj + α2i − α2j)]
+
(
1 +
β2i−1
a1
)(
1 +
β2j
a1
)
cos[k(ϕi + ϕj + α2i−1 − α2j)]
+
(
1 +
β2i
a1
)(
1 +
β2j−1
a1
)
cos[k(−ϕi − ϕj + α2i − α2j−1)]
]
(2.13)
Fig. 2.9. Saleh’s nonlinear AM-AM conversion model [10], w(t) = au(t)/[1 + bu2(t)],
is used, where u(t) and w(t) are the input and output of the nonlinear block, re-
spectively (a = 1.0536 and b = 0.0860). The maximum input signal amplitude is
adjusted to be at the 1-dB compression point of the model.
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Figure 2.10: Cancellation of the 3rd order nonlinearity in the signal side bands
Figure 2.11: Comparison between the normalized output spectrum. (a) Without
distortion cancellation. (b) With the proposed multi-phase technique.
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Table 2.1: Comparison between the poly-phase technique in [6] and the proposed
technique
Aspects of comparison [6] Proposed
Signal Harmonic Rejection Yes Yes
Need Analog Phase Shifters Yes No
Flexibility to different current-ouput PA Architecture No Yes
Fundamental Signal Alignmnet From Each Path Yes No
Third-Order Intermodulation Cancellation No No
LO Harmonic Cancellation Yes No
Signal Image Rejection Yes No
Fig. 2.11 shows a comparison between the output spectrum without distortion
cancellation and when the proposed technique is applied for N = 2 and ϕ = [12o, 48o].
It is clear that the proposed technique can reduce the distortion that appears on
the signal sidebands. This reduction significantly relaxes the requirements on the
high-quality band-pass filter used in the transmitter output to remove the far LO
harmonics. Therefore, the tunability of such filters will be easier, making the pro-
posed multi-phase technique attractive to multi-standard transmitter architectures.
Table 2.1 summarizes the trade-offs between the poly-phase technique in [6] and the
proposed multi-phase multi-path technique with digital phase shifters.
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3. MULTIPLE FEEDBACK LOW POWER INDUCTORLESS WIDEBAND
CMOS LNA∗
A wideband low noise amplifier (LNA), which is a key block in the design of
broadband receivers for multi-band wireless communication standards, is presented
in this work. The LNA is a fully differential common-gate (CG) structure. It uses
multiple feedback paths which add degrees of freedom in the choice of the LNA
transconductance to reduce the noise figure (NF) and increase the amplification.
The proposed LNA avoids the use of bulky inductors that leads to area and cost
saving. A prototype is implemented in IBM 90 nm CMOS technology. It covers the
frequency range of 100 MHz to 1.77 GHz. The core consumes 2.8 mW from a 2 V
supply occupying an area of 0.03 mm2. Measurements show a gain of 23 dB with a
3-dB bandwidth of 1.76 GHz. The minimum NF is 1.85 dB while the average NF
is 2 dB across the whole band. The LNA achieves a return loss greater than 10 dB
across the entire band and a third-order input intercept point IIP 3 of -2.85 dBm at
the maximum gain frequency.
3.1 Introduction
Multi-band multi-standard concepts have gained considerable interest in modern
wireless communications systems [11, 12, 13, 14]. To support a wide set of communi-
cation standards and to accommodate different applications in a single device, broad-
band transceivers are essential and inevitably in demand. A wideband RF receiver
front-end architecture constructed by one single path [15] provides lower cost, area,
∗Part of this chapter is reprinted with permission from ”A 2.8-mW Sub-2-dB Noise-Figure
Inductorless Wideband CMOS LNA Employing Multiple Feedback,” by E. A. Sobhy, A. A. Helmy,
S. Hoyos, K. Entesari, and E. Sanchez-Sinencio , Dec. 2011. IEEE Trans. Microw. Theory Tech.,
vol. 59, no. 12, pp. 3154-3161.
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and power consumption compared to the parallel-path architectures [16, 17]. Sin-
gle path wideband concept can also accommodate emerging standards for cognitive
radio applications, resulting in efficiency improvement in utilizing scarce spectrum
resources.
One of the major challenges in wideband receivers is the design of a wide-band
low-noise amplifier (LNA) that is shared among different standards. As the first
block in the receiver chain, such an LNA should achieve good impedance matching,
high and flat gain, and low noise figure (NF) across a wide frequency band. In
addition, good linearity and low area and power consumption LNAs are required for
high performance and low cost radios.
Recently, many wideband LNAs in CMOS technology have been reported, includ-
ing distributed amplifiers [18] and resistive shunt feedback amplifiers [19, 20]. The
former offers superior bandwidth in terms of high power consumption, large area,
and deterioration of noise performance, which limits its widespread applications. The
latter provides good broadband matching, noise, and gain, but it is hampered by
greater power consumption, which makes them unattractive for low-power applica-
tions. Other implementations are inductor-based, such as L-degenerated broadband
LNAs [21]. They have good performance in terms of NF and power consumption.
However, the use of area consuming on-chip bulky inductors makes them unattractive
for use in upcoming wireless low cost transceivers.
One of the wideband LNA topologies that has been widely investigated is the
common-gate (CG) LNA. CG LNA is attractive compared to other topologies as it
features wideband input impedance matching. Also, it offers good linearity, stability,
and low power consumption. However, its main drawback is the relatively high NF
[22]. This is due to the input matching condition, which restricts a certain value of
transconductance to be used that leads to low gain and hence, high NF. Noise reduc-
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tion techniques are used to overcome the disadvantage of the CG LNA configuration
[22, 23, 24, 25, 26, 27]. Gain boosting scheme using negative feedback employing
capacitive cross-coupling [22, 23], dual negative feedback [26], and positive-negative
feedback [27] are applied to break the tradeoff between the input matching condition
and the NF, which lead to simultaneous reduction in noise and power dissipation.
However, reducing the noise figure below 2 dB is still challenging in CG LNAs.
In this work, a wideband differential CG LNA employing multiple feedback is
proposed. It uses three feedbacks to add more flexibility in determining the gm of the
impedance matching device. This breaks the lower bound of the noise performance
and leads to reduction in the noise figure and increase in the gain. To the best
of the authors’ knowledge, the proposed LNA achieves the lowest NF and highest
gain among CG LNAs reported in the literature while consuming low power. It also
avoids the use of bulky inductors resulting in considerable area and cost savings.
The presented LNA covers frequency bands for Digital Video Broadcasting (DVB)
at 450-850 MHz, Global System for Mobile communications (GSM) at 900 MHz, and
Global Positioning System (GPS) at 1.2 and 1.5 GHz, providing a practical solution
for multi-standard applications. The Chapter is organized as follows. In Section 2,
existing noise reduction techniques for CG LNA using negative and positive feedbacks
are discussed. Section 3 covers the proposed CG LNA, showing detailed analysis for
the major LNA parameters. Finally, in Section 4, circuit implementation is presented
along with simulation results and measurements.
3.2 Background
Fig. 3.1 (a) shows the differential configuration of the conventional CGLNA. In
this circuit, the differential voltage gain, Av =
V op−V on
V ip−V in , and the differential input
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Figure 3.1: Conventional differential CGLNA and low noise feedback techniques
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impedance, Rin, are given by
Av = gm1RL. (3.1)
Rin = 2/gm1. (3.2)
where gm1 is the transconductance of transistor M1. Assuming perfect matching
condition (Rin = 2RS = 100Ω), the noise factor, F , is given by
F = 1 +
γ
α
+
4RS
RL
. (3.3)
where γ is the excess channel thermal noise coefficient, and α is the ratio between
gm1 and the zero-bias drain conductance, gdo1. The last term in (3.3) represents
the noise contribution due to the load, RL. Due to the power matching constraint,
the CGLNA suffers a relatively high noise figure, NF . Noise reduction techniques
are used to improve the NF of the CGLNA. In the following subsections, these
techniques are briefly presented.
3.2.1 Negative feedback CGLNA employing capacitive cross-coupling
The idea to improve the noise performance of the CGLNA is based on introducing
a decoupling mechanism between the input power matching condition and the NF .
This is achieved by improving the effective transconductance and enhancing the
gain. The single-ended model of the transconductance boosting structure is shown
in Fig. 3.1 (b). The structure uses an inverting gain ANEG that is inserted in the
feedback between the gate and source terminals of M1. The effective gm1 is boosted
to gm1(1 + ANEG) with input impedance matching of 1/ [gm1(1 + ANEG)] = RS =
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50Ω. This means smaller bias current, less channel noise from M1, and consequently
smaller noise contribution and power consumption. The noise factor, F , is then given
by
F = 1 +
γ
(1 + ANEG)α
+
4RS
RL
. (3.4)
One possible way to implement the inverting gain, ANEG, is to use cross-coupling
capacitors, C1 as shown in the differential CGLNA topology in Fig. 3.1 (c) [22].
ANEG is approximately given by the capacitors ratio, (C1−Cgs1)/(C1 +Cgs1), where
Cgs1 is the gate-source capacitance of M1. For C1 >> Cgs1, ANEG is almost unity,
which reduces Av, Rin, and F to the following
Av = 2gm1RL. (3.5)
Rin = 2RS = 1/gm1. (3.6)
F = 1 +
γ
2α
+
4RS
RL
. (3.7)
Comparing to the conventional CGLNA, F is reduced and the effective transconduc-
tance is increased with reduction in power consumption.
3.2.2 Positive-negative feedback CGLNA
The negative feedback CGLNA reduces the noise figure by the use of capaci-
tive divider. Meanwhile, its transconductance, gm1 is restricted to 10 mS to sat-
isfy the input power matching condition. Thus, this solution suffers from low gain.
To alleviate the restriction of low gm1, a positive feedback along with the nega-
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tive feedback is used in [27]. To increase the gain, the idea is to create a positive
current feedback path through M2 as shown in the single-ended model in Fig. 3.1
(d). This feedback path increases the input impedance of the LNA to be equal to
1/ [gm1(1 + ANEG)(1− APOS)], where APOS = gm2RL is the positive feedback gain
which varies from 0 to 1 for stability. In this way, gm1 can be chosen arbitrarily
to values higher than 10 mS without restricting the input matching condition. For
example, if APOS is designed to be 0.5 and ANEG = 1, then gm1 = 20 mS for the 50Ω
input matching to be satisfied. Thus, the gain increases.
The fully differential positive-negative CGLNA in [27] is shown in Fig. 3.1
(e). Since the positive feedback loop provides degree of freedom in a way that
the impedance matching does not fix the bias current, the current will be a design
variable to improve the noise performance. Considering the thermal channel noise,
under input matching condition, the noise factor is given by:
F = 1 +
(1− APOS)γ
(1 + ANEG)α
+ gm2RS
γ
α
+
RS
RL
(2− APOS)2 . (3.8)
For ANEG = 1 and APOS = 0.5, Av, Rin, and F are reduced to the following:
Av = 2gm1RL. (3.9)
Rin = 2RS = 2/gm1. (3.10)
F = 1 +
γ
4α
+ gm2RS
γ
α
+
9RS
4RL
. (3.11)
The third term in (3.11) represents the noise due to M2. The value of gm2 is chosen
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to be small which translates to small noise contribution. Therefore, the positive-
negative feedback CGLNA can achieve a lower NF than the negative feedback and
conventional CGLNAs with higher gain. However, power consumption increases
compared to negative feedback CGLNA.
3.3 Proposed CGLNA
The idea of the proposed CGLNA is based on adding more degree of freedom
on the impedance matching condition of the positive-negative feedback CGLNA in
Fig. 3.1 (e). In this way, there will be more flexibility in choosing the optimum
value of the LNA transconductance that achieves minimum noise figure. Fig. 3.2
shows the proposed CGLNA. The biasing inductors are replaced by current sources
(M3s), that are capacitively cross-coupled using C2 (C2 >> Cgs3) [23]. As shown in
the single-ended model in Fig. 3.3, the capacitively coupled transistor, M3, creates
another positive current feedback path beside the one created by M2. Therefore, the
output current of the LNA becomes the sum of the current provided by the source
and those injected through M2 and M3, making the current gain larger than unity.
3.3.1 Input impedance
The two current (shunt) positive feedback paths have the effect of increasing the
CGLNA input impedance. Referring to Fig. 3.2, the input impedance is given by:
Rin =
2
gm1 (1 + ANEG) (1− APOS −BPOS)
=
2
2gm1 (1− APOS −BPOS) (3.12)
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Figure 3.2: Schematic of the proposed CGLNA (biasing circuit not shown).
where APOS = gm2RL, BPOS = gm3/2gm1, and ANeg = 1. Thus, the input matching
condition is given by
2gm1RS (1− APOS −BPOS) = 1. (3.13)
From (3.13), two degrees of freedom, APOS and BPOS, exist that allow arbitrary
choice of gm1 achieving high gain and optimum minimum noise figure, as will be seen
in the noise analysis.
3.3.2 Stability
The condition of stability is based on the approach of the return ratio, RR [25].
This approach is used to study the amplifier stability in the presence of multiple
feedback loops and to model bidirectional paths between input and output. For the
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Figure 3.3: Simplified single-ended CGLNA model.
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Figure 3.4: Schematic of the proposed CGLNA showing noise sources.
proposed CGLNA, the RR has the following expression:
RR =
−2gm1RS
1 + 2gm1RS
(APOS +BPOS). (3.14)
The proposed CGLNA is stable if −1 < RR < 0 and this can be guaranteed by
setting (APOS + BPOS) < 1 with a safe margin to take into account any process
variation.
3.3.3 Noise analysis
Fig. 3.4 shows a simplified model for the noise sources of the proposed CGLNA.
The circuit noise performance is analyzed and its NF is computed assuming that
the dominant noise sources are due to the thermal noise of the transistors and the
load. The coupling capacitors, C1 and C2, in Fig. 3.2 are replaced with short circuits
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since they are much larger than the gate capacitance of the input transistors, M1,
and M3, respectively. In this case, the noise due to the source resistance, vns, the
thermal noise due to M2, vn2, and that due to M3, vn3, as shown in Fig. 3.2, create
two equal and opposite noise currents in the output branches with magnitudes of
gm1vns/2, gm1gm2Rsvn2/2, and gm1gm3Rsvn3/2, respectively. While the thermal noise
due to M1, vn1, creates two unequal output noise currents with differential value of
gm1 (gm1Rs − 1) vn1. The output differential current due to each noise source is given
by:
i2ns−out = 4kTRsg
2
m1∆f.
i2n1−out = 4kT
γ1
α
gm1 (gm1Rs − 1)2 ∆f.
i2n2−out = 4kT
γ2
α
gm2 (gm1Rs)
2 ∆f.
i2n3−out = 4kT
γ3
α
gm3 (gm1Rs)
2 ∆f. (3.15)
Assuming γ1 = γ2 = γ3 = γ, the noise factor, F , is given by:
F =
i2ntotal−out
i2ns−out
= 1 +
γ
α
(gm1Rs − 1)2
gm1Rs
+
γ
α
gm2Rs
+
γ
α
gm3Rs +
Rs
RL
(
1 +
1
2gm1Rs
)2
. (3.16)
Note that the last term accounts for the noise contribution due to the load, RL.
Increasing the value of RL relative to Rs reduces the load noise contribution to the
overall noise figure. Under the input power matching condition, F reduces to
F = 1 +
γ
α
(η − 1)2
η
+ 2
γ
α
(1− APOS) η
−γ
α
(
1− Rs
RL
APOS
)
+
Rs
RL
(
1 +
1
2η
)2
. (3.17)
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Table 3.1: Comparison between different CGLNA configurations together with the
proposed one
Convent.
CGLNA
Negative
feedback
CGLNA
Positive-Negative
feedback CGLNA
This work
Differential
input
impedance,
Rin
2
gm1
1
gm1
1
gm1(1−APOS)
1
gm1(1−APOS)−gm3/2
gm1 for the in-
put matching
1
RS
1
2RS
1
2RS(1−APOS)
1+gm3RS
2RS(1−APOS)
Av at the in-
put matching
RL
RS
RL
RS
RL
RS(1−APOS)
RL(1+gm3RS)
RS(1−APOS)
NF at the in-
put matching
1 + γ
α
+ 4RS
RL
1+ γ
2α
+ 4RS
RL
1 +(
0.25 + 0.5Rs
RL
)
γ
α
+
9RS
4RL
1 +(
0.06 + 0.35Rs
RL
)
γ
α
+
3.11Rs
RL
Percentage of
NF reduction
relative to the
conventional
CGLNA
− 28% 44.4% 53.4%
where η = gm1Rs and APOS are the optimization parameters used to determine the
minimum noise factor for the proposed CGLNA. To find the optimum value of η,
dF
dη
= 0. As a result, for large RL,
ηopt =
1√
3− 2APOS . (3.18)
For small values of APOS, (3.18) becomes:
ηopt =
1√
3
(
1 +
APOS
3
)
. (3.19)
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Figure 3.5: Calculated noise figure versus the optimization parameter η for the pro-
posed CGLNA at APOS = 0.35, RL = 650Ω, γ = (4/3), and α = 0.8
Accordingly, the minimum noise factor, Fmin, is given by:
Fmin = 1 + 0.464
γ
α
− γ
α
(
1.155− Rs
RL
)
APOS
+
Rs
RL
(1.866− 0.2886APOS)2 . (3.20)
The negative sign for the third term in (3.20) plays an important role in reducing
the proposed CGLNA noise factor. We can say that the combination of multiple
feedbacks contributes to noise cancellation. As an example, for APOS = 0.35 to
ensure stability, Fmin is given by:
Fmin = 1 +
(
0.06 +
0.35Rs
RL
)
γ
α
+
3.11Rs
RL
. (3.21)
Graphically, Fig. 3.5 shows the noise figure versus sweep of the optimization
parameter η. As depicted, there is an optimum value ηopt to minimize the NF
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which is confirmed by with the above analysis. In this design example, a minimum
noise figure, NFmin, of 1.4 dB can be achieved for typical values of short-channel
devices. Compared to the conventional CGLNA and other reported feedback based
CGLNA topologies, the proposed CGLNA achieves the lowest NF with advantages
of removing the bulky inductors and arbitrary choice of gm1 without restricting the
input matching condition. Table 3.1 summarizes the main properties of the different
CGLNA configurations together with the proposed one. The last line is showing the
percentage of reduction in NF for each feedback method relative to the conventional
CGLNA at at RL = 650Ω, γ = (4/3), and α = 0.8. It can be shown that the
proposed CGLNA can achieve the highest reduction among other toplogies.
3.4 Circuit design and measurement results
The proposed LNA with a voltage gain of 23 dB, 3-dB bandwidth of 1.76 GHz
and a minimum noise figure of 1.85 dB over the band is implemented. A highly
linear voltage buffer is used at the LNA output to drive the 50Ω load of the mea-
suring equipment. Coupling capacitors are used between the LNA and the buffer to
provide the buffer with separate DC bias. The gain and noise figure of the buffer
are predetermined to de-embed their effect from the overall response to get the LNA
response. The total schematic of the LNA with the buffer is shown in Fig. 3.6. Table
3.2 shows the transistor aspect ratios for the proposed LNA and buffer. In the layout
implementation, the transistors are laid out with maximum number of fingers and
close to minimum width per finger to minimize the effective series gate resistance,
to reduce the signal loss and improve the noise figure specially for the input transis-
tor, M1. To reduce the effect of the flicker noise, the lengths of the transistors are
increased. The coupling capacitors, employed in the design, are implemented using
MIMCAP device supported by the IBM 90nm CMOS process which has a density
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Figure 3.6: Schematic of the entire LNA with the output buffer
Table 3.2: Transistor aspect ratios for the LNA and buffer
(W
L
)M1 (
W
L
)M2 (
W
L
)M3 (
W
L
)MB1 (
W
L
)MB2
75 µm
0.175 µm
1.2 µm
0.1 µm
6 µm
0.3 µm
35 µm
0.175 µm
50 µm
0.175 µm
of 5.8 fF/µm2 . The biasing resistors are implemented using poly resistors. Fig. 3.7
shows a micrograph of the fabricated CGLNA/buffer with a chip size of 1mm×1mm
(including the pads). The core LNA area is 0.03 mm2
The core LNA consumes 1.4 mA from a 2 V supply while the buffer consumes
10 mA. The LNA is encapsulated in a micro leadframe (QFN) open package, where
the DC biases and input RF signal are applied/monitored using an FR-4 printed
circuit board (PCB). The output signal is monitored using a G-S-G-S-G differential
probe. This measurement setup is used to evaluate the performance of the LNA
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Output
Figure 3.7: Die photo of the proposed LNA.
including the PCB traces and packaging effect. Baluns are used at input and the
output for single-ended to differential signal conversion. Figs. 3.8, 3.9, and 3.10 show
the post layout simulated and the measured input reflection coefficient, S11, voltage
gain, and noise figure, NF , respectively. They are plotted versus RF input frequency
up to 2 GHz after de-embedding the effect of the output buffer. The measured S11
is lower than -10 dB from 100 MHz up to 1.8 GHz (Fig. 3.8). The voltage gain
is measured to be 23 dB in the passband with an upper 3-dB frequency of 1.77
GHz (Fig. 3.9). The measured minimum NF is 1.85 dB at 0.7 GHz with degraded
performance at the lower and higher frequencies because of the flicker noise and LNA
bandwidth limitation respectively (Fig. 3.10). Across the entire 3-dB bandwidth,
the average measured NF is 2 dB. These measurements show that the proposed
LNA achieves an almost constant noise figure from 100 MHz up to its upper cut-off
frequency. This property does not exist in many reported broadband LNAs, which
achieve a minimum noise figure at a specific frequency and have a much higher noise
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figure across the entire frequency range. The input-referred intercept point, IIP 3,
for the proposed wideband CGLNA is measured using a two-tone test for a 300
MHz operating frequency. The two tones are applied with the same amplitude and
a frequency offset of 10 MHz. An IIP 3 value of -2.85 dBm is obtained as shown
in Fig. 3.11. As a measure of the stability of the proposed CGLNA, Fig. 3.12
shows a plot for the stability factor, K, that is calculated based on the S-parameters
(LNA+buffer) through the following expression:
K =
1− |S11|2 − |S22|2 + |S11S22 − S12S21|2
2 |S12| |S21| (3.22)
Table 3.3 compares the performance of the proposed CGLNA with that of the
state-of-the-art wideband LNAs around the same frequency range. The power con-
sumption reported is of the core LNA only. As shown in the table, the proposed
broadband LNA with multiple feedback provides the minimum noise figure among
CG topologies. It also has low power consumption and high gain when compared to
previously reported wideband LNAs.
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Figure 3.8: Measured and simulated input matching versus RF input signal frequency
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Figure 3.9: Measured and simulated voltage gain versus RF input signal frequency
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Figure 3.10: Measured and simulated noise figure versus RF input signal frequency
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Figure 3.11: Measured IIP 3 for the proposed CGLNA
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Figure 3.12: Stability factor for the proposed CGLNA
Table 3.3: Performance summary of the proposed broadband LNA and comparison
with the existing work
Ref. Gain Freq. Range NFmin NFmax IIP 3 PDC Area Tech
(dB) (GHz) (dB) (dB) (dBm) (mW) (mm2) CMOS
[26] 16.9 1.05-3.05 2.57 3.2 (a) -0.7 12.6 0.073 (c) 0.18 µm
[27] 21 0.3-0.92 2 3.5 (a) -3.2 3.6 0.33 0.18 µm
[28] 20.5 (b) 0.02-1.18 3 (a) 3.5 (a) 2.7 32.4 0.12 (c) 0.18 µm
[29] 13.7 0.002-1.6 1.9 (a) 2.4 0 35 0.075 (c) 0.25 µm
[30] 16 0.4-1 3.5 5.3 -17 16.8 0.07 (c) 90 nm
[31] 21 0.002-2.3 1.4 1.7 -1.5 18 0.06 (c) 90 nm
[32] 12.5 (b) 0.8-2.1 2.5 (a) 2.7 (a) 16 17.4 0.1 0.13 µm
[33] 18 0.1-5 2.5 (a) 4 -8 20 N.A. 0.13 µm
[34] 19 0.2-3.8 2.8 3.4 -4.2 5.7 0.025 (c) 0.13 µm
This work 23 0.1-1.77 1.85 2.35 -2.85 2.8 0.03 (c) 90 nm
a Estimated from data provided in the corresponding papers.
b Power Gain.
c Active area size.
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4. LOW POWER INDUCTORLESS WIDEBAND COMMON GATE LNA
WITH ENHANCED LINEARITY
A low power linear wideband low noise amplifier (LNA) is presented in this work.
The LNA is a fully differential common-gate (CG) structure. It uses cross-coupling
capacitors to reduce the noise figure compared to the conventional CG LNA. Comple-
mentary Derivative Superposition (DS) method is used employing an NMOS/PMOS
pair to improve the linearity. The proposed LNA avoids the use of bulky inductors
that leads to area and cost saving. A prototype is implemented in IBM 90 nm CMOS
technology. It covers the frequency range of 100 MHz to 1.6 GHz. A 6 dBm third-
order input intercept point IIP 3 is measured at the maximum gain frequency. The
core consumes low power of 1.55 mW using a 1.8 V supply occupying an area of 0.03
mm2. Measurements show a voltage gain of 15.5 dB with a 3-dB bandwidth of 1.6
GHz. The LNA has a minimum NF of 3 dB across the whole band while achieving
an input return loss greater than 12 dB.
4.1 Introduction
Wireless broadband radios supporting multi standards have gained considerable
interest in modern wireless communications systems [11, 12, 13, 14]. One key chal-
lenge to support a wide set of communication standards and to accommodate dif-
ferent applications in a single device is to design a low power, highly linear, and
low noise broadband transceivers. Furthermore, highly linear receiver is inevitably
demanding to simplify the expensive front-end module (FEM) and achieve reconfig-
urability utilizing the scarce spectrum.
As the first block in the receiver chain, the design of a wide-band low-noise am-
plifier (LNA) that is shared among different standards is a major challenge compared
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to the use of multiple narrow bands LNAs supporting parallel-path receiver architec-
tures [16, 17]. Such an LNA should be sufficiently linear to suppress interference and
maintain high sensitivity. In addition, it should achieve good impedance matching,
high and flat gain, and low noise figure (NF) across a wide frequency band. Also,
low area and power consumption design is required for high performance and low
cost radios.
Recently, many wideband LNAs in CMOS technology have been reported, includ-
ing distributed amplifiers [18] and resistive shunt feedback amplifiers [19, 20]. The
former offers superior bandwidth in terms of high power consumption, large area,
and deterioration of noise performance, which limits its widespread applications.
The latter provides good broadband matching, noise, and gain, but it is hampered
by greater power consumption, which makes them unattractive for low-power ap-
plications. One of the wideband LNA topologies that has been widely investigated
is the common-gate (CG) LNA. CG LNA is attractive compared to other topolo-
gies as it features wideband input impedance matching and low power consumption.
However, it has relatively high NF [22]. This is due to the input matching condi-
tion, which restricts a certain value of transconductance to be used that leads to
low gain and hence, high NF. Noise reduction techniques are used to overcome the
disadvantage of the CG LNA configuration [22, 23, 35]. These techniques are based
on gain boosting scheme that uses capacitive cross-coupling and multiple feedbacks
to break the trade off between the input matching condition and the NF, which lead
to simultaneous reduction in noise and power dissipation.
While the noise and bandwidth of nanoscale CMOS improve with scaling, unfor-
tunately the linearity deteriorates with supply voltage, high-field mobility, velocity
saturation, and poly-gate depletion effects [36, 37]. Contrary to the diminishing de-
vice linearity, the multimode front-ends require high linearity since radios in the same
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platform interfere with each other and multiple channels applied simultaneously to an
LNA without filtering act as in-band interferences. Consequently, broadband LNAs
must maintain sufficient linearity over a wide frequency range. LNA linearization
methods should be simple, should consume minimum power, and should preserve
noise figure (NF), gain, and input matching. Many traditional linearization tech-
niques are not feasible for LNAs. For example, resistive source degeneration and
floating-gate input attenuation reduce the gain and worsen NF or input matching.
Hence, LNA linearization proves significantly more challenging than that of baseband
circuits, often requiring innovative techniques.
A Derivative Superposition (DS) method [38, 39] is a linearization scheme that
manipulates the different polarity of the third-order derivative (g3) of a drain current
from weak to strong inversion region and has achieved extraordinary linearity in
narrowband applications. Since the transconductance of the multi-gate transistor
(MGTR) is inherently broadband, the DS method is used also with wideband LNAs
achieving high linearity [40, 41].
In this work, a linear wideband differential CG LNA employing capacitor cross-
coupling is presented. Complementary DS is used employing an NMOS/PMOS pair
to improve the linearity. The presented LNA also avoids the use of bulky inductors
resulting in considerable area and cost savings. The presented LNA covers frequency
bands for Digital Video Broadcasting (DVB) at 450-850 MHz, Global System for
Mobile communications (GSM) at 900 MHz, and Global Positioning System (GPS)
at 1.2 and 1.5 GHz, providing a practical solution for multi-standard applications.
The Chapter is organized as follows. In Section 2, the capacitor cross-coupled CG
LNA is discussed in brief. In Section 3, previously reported CMOS LNA linearization
techniques are presented . Section 4 covers the proposed CG LNA, showing detailed
analysis for the major LNA parameters. In Section 5, circuit implementation is
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presented along with simulation results and measurements.
4.2 Background
Fig. 4.1 (a) shows the differential configuration of the conventional CGLNA. In
this circuit, the differential voltage gain, Av =
V op−V on
V ip−V in , and the differential input
impedance, Rin, are given by
Av = gm1RL. (4.1)
Rin = 2/gm1. (4.2)
where gm1 is the transconductance of transistor M1. Assuming perfect matching
condition (Rin = 2RS = 100Ω), the noise factor, F , is given by
F = 1 +
γ
α
+
4RS
RL
. (4.3)
where γ is the excess channel thermal noise coefficient, and α is the ratio between
gm1 and the zero-bias drain conductance, gdo1. The last term in (4.3) represents the
noise contribution due to the load, RL. Due to the power matching constraint, the
CGLNA suffers a relatively high noise figure, NF .
Noise reduction techniques are used to improve the NF of the CGLNA. The
idea to improve the noise performance of the CGLNA is based on introducing a
decoupling mechanism between the input power matching condition and the NF .
This is achieved by improving the effective transconductance and enhancing the
gain. The single-ended model of the transconductance boosting structure is shown
in Fig. 4.1 (b). The structure uses an inverting gain ANEG that is inserted in the
46
feedback between the gate and source terminals of M1. The effective gm1 is boosted
to gm1(1 + ANEG) with input impedance matching of 1/ [gm1(1 + ANEG)] = RS =
50Ω. This means smaller bias current, less channel noise from M1, and consequently
smaller noise contribution and power consumption. The noise factor, F , is then given
by
F = 1 +
γ
(1 + ANEG)α
+
4RS
RL
. (4.4)
One possible way to implement the inverting gain, ANEG, is to use cross-coupling
capacitors, C1 as shown in the differential CGLNA topology in Fig. 4.1 (c) [22].
ANEG is approximately given by the capacitors ratio, (C1−Cgs1)/(C1 +Cgs1), where
Cgs1 is the gate-source capacitance of M1. For C1 >> Cgs1, ANEG is almost unity,
which reduces Av, Rin, and F to the following
Av = 2gm1RL. (4.5)
Rin = 2RS = 1/gm1. (4.6)
F = 1 +
γ
2α
+
4RS
RL
. (4.7)
Comparing to the conventional CGLNA, F is reduced and the effective transconduc-
tance is increased with reduction in power consumption.
4.3 Linearization techniques
LNA nonlinearity is generally originated from two main sources. First, is the
transistor transconductance nonlineaity and this due to the nonlinear raltion between
47
the drain current and the gate-to-source volatge. For small signal operation, the
nonlinear transconductance of NMOS is represented by a power series
ids = g1vgs + g2v
2
gs + g3v
3
gs. (4.8)
where g1,g2, and g3 are the linear transconductance and the second and third order
nonlinearity coefficients, rescpectively. These coefficients are obtained by taking the
derivative of the drain dc current, IDS, with respect to the gate-to-source voltage,
VGS at DC operating point
g1 =
∂IDS
∂VGS
, g2 =
1
2!
∂2IDS
∂V 2GS
, g3 =
1
3!
∂3IDS
∂V 3GS
. (4.9)
Higher order nonlinear terms, beyond g3, have less weight and can be neglected.
Second source of LNA nonlineariy is the transistor nonlinear output conductance,gds,
which becomes apparent under large output voltage swing and when the device
operates near the linear region (i.e, small drain-to-soucre voltage). In general, most
of the reported linearization techniques are concerned about cancelling the second
and third order distortion due to g2 and g3. The distortion nonlinearity due to gds
is less noticable and can be neglected to simplify the LNA design. In the following
subsections, some of these techniques are presented.
4.3.1 Feedback
For the weakly nonlineary amplifier, G, the input-output characteristics can be
a given by a power series
y = g1z + g2z
2 + g3z
3. (4.10)
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Figure 4.1: Conventional and capacitor cross-coupled differential CGLNA
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Figure 4.2: Nonlinear amplifier is a negative feedback.
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where g1,g2, and g3 are the linear gain and second and third order nonlinear co-
efficients of the amplifier, respectively. The goal of linearization techniques is to
reduce/cancel g2 and g3 keeping only the linear term, g1. The second and third order
input intercept points, IIP2 and IIP3 of the amplifier, G, are given by:
AIIP2,G =
√
g1
g2
AIIP3,G =
√√√√4
3
∣∣∣∣∣g1g3
∣∣∣∣∣ (4.11)
When the amplifier, G, is placed in a negative feedback, as shown in Fig. 4.2, the
closed-power series
y = b1x+ b2x
2 + b3x
3. (4.12)
b1 =
g1
1 + g1β
b2 =
g2
(1 + g1β)3
b3 =
1
(1 + g1β)4
(
g3 − 2g
2
2β
1 + g1β
)
. (4.13)
where b1, b2, and b3 are the closed-loop linear gain and second and third order
nonlinearity coefficients, respectively, and g1β is the open-loop gain. IIP2 and IIP3
of the closed-loop system are given by:
AIIP2,CL =
√
b1
b2
=
√√√√∣∣∣∣∣g1g2
∣∣∣∣∣ (1 + g1β)2
AIIP3,CL =
√√√√4
3
∣∣∣∣∣b1b3
∣∣∣∣∣ =
√√√√√√4
3
∣∣∣∣∣∣∣
g1(1 + g1β)3
g3 − 2g
2
2β
1+g1β
∣∣∣∣∣∣∣ (4.14)
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Figure 4.3: Inductively source-degenerated LNA.
Comparing (4.11) with (4.14), it is shown that the negative feedback improves the
second order nonlinear distortion by a factor of (1 + g1β). It also improves the third
order nonlinear distortion by (1+g1β)
3/2 when g2 = 0. When g2 6= 0, the improvment
is less. This phenomenon is called second-order interaction, in which the third order
nonlinear distortion does not only originate from the amplifier intrinsic third-order
nonlinearity, but also from the second-order nonlinearity when a feedback exists.
As an example for the a feedback concept applied to LNAs is the famous in-
ductive source degenerated LNA [42], shown in Fig. 4.3. The inductor, L, creats a
feedback path between the output current, id, and the input voltage, vin. It acts as
frequency-dependent feedback element with β = ωL. This feedback method is lim-
ited in enhancing the linearity of the LNA because of the insufficient open-loop gain
which cannot be large due to the stringent LNA gain, noise, and matching require-
ments. Also, the effect of the second-order interaction opposes the improvement of
the linearity due to feedback. The inductive degenrated LNA is also a not suitable
with broadband applications. Using resistive source degeneration will worsen the
gain, matching, and, noise figure. In general feedack linearity improvement is not as
effective for LNAs as for the baseband circuits.
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Figure 4.4: NMOS transconductance characteristics [43].
4.3.2 Optimal biasing at sweet spot
The third-order nonlinear coefficient, g3, features a well-known linearity sweet
spot [44]. At the sweet spot, the g3 value crosses zero as the transistor changes
bias from weak to moderate inversion. Fig. 4.4 shows plots for an NMOS drain
current, g1, g2, and g3. g2 is always positive while g3 has a sign inversion. Although
the optimal biasing technique is simple, it has some limitations. The technique is
sensitive to process variation which needs automatic biasing that can detect the
sweetspot [44]. In this technique, the linearity is improved at certain operating
point, which results in a limitation in the input signal range for effective distortion
cancellation. Additionally, biasing the transistor at g3 = 0 while require a vertain
value of g1 which leads to low gain and high noise figure.
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(a) (b)
Figure 4.5: (a) DS method (b) Third-order nonlinear coeffiecients [43].
4.3.3 Derivative superposition (DS)
The derivative superposition method [38, 39, 40, 41] is a feedforward linearization
technique when the main amplifier is combined together with an auxiliary one work-
ing in different region, as shown in Fig. 4.5(a). Exploiting g3 sign inversion around
the sweet spot, zero g3 can be realized by biasing the main transistor at moderate
inversion with negative g3 and biasing the auxiliary transistor at weak inversion with
positive g3, Fig. 4.5(b). On contrary to the optimal biasing method, DS improves
the linearity withing a bias-voltage range instead of just a point. Hence, DS is less
sensitive to process variation and can accomodate higher input signal amplitudes.
Moreover, the power consumption overhead is small since the auxiliary transistor is
working in weak inversion. Since the positive and negative characteristic of g3 are
not symmetric, the cancellation window is fairly narrow with only one auxiliary tran-
sistor, but the window widens with more auxiliary transistors at the cost of degraded
input matching, NF, and gain [45].
Conventional DS technique have some limitations. First, Although it improves
third-order nonlinear distortion, but it ususally worsens the second-order distortion
since the sign of g2 is always positive in both weak and moderate inversion, as shown
in Fig. 4.4. The weak inversion transistor used for the auxiliary path may not
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(a) (b)
Figure 4.6: Complementary DS (a) Common-source NMOS/PMOS [40] (b)
Common-gate NMOS/PMOS [41].
operate at high frequency. Additionally, weak inversion transistor models are gener-
ally not accurate resulting in a discrepancy between simulations and measurements.
Moreover, matching between transistors working in different regions is difficult and
subjected to sensitivity to PVT variations. Complementary DS can be used to im-
prove the IIP3 without hurting IIP2 [40, 41]. The complementary DS method uses
an NMOS/PMOS pair instead of using a dual weak/moderate inversion NMOS. Fig.
4.6 shows two different circuit realizations for the complementary DS, one using a
common-source NMOS/PMOS and the other using a common-gate NMOS/PMOS.
More details and analysis for the complementary DS are given in the following sec-
tion.
4.4 Proposed linear CGLNA
The idea of the proposed LNA is based on enhancing the linearity of the cross-
coupled CGLNA in [22] without hurting the gain, noise figure, and matching using
the complementary DS linearization technique. As shown in Fig. 4.7, a common-
54
Von Vop
RL RL
MN MN
C1C1
VDD
2RS VS
Vin Vip
MP MP
C1C1
RLRL
C2 C2
Figure 4.7: Schematic of the proposed CGLNA (biasing circuit not shown).
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Figure 4.8: Simplified single-ended CGLNA model.
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Figure 4.9: Small signal model of the proposed CGLNA.
gate pair NMOS/PMOS, MN and MP , that are capacitively cross-coupled using
C1. Another large coupling capacitor, C2, with negligible impedance within signal
bandwidth, is used to combine the ac current of MN and MP . The single-ended
model is shown in Fig. 4.8. C1 is replaced by short circuit boosting the effecive
transconductance which leads to lower noise figure and lower power compared to
conventional CGLNA. Also C2 is replaced by short circuit combining MN and MP
to cancel/reduce the third-order nonlinear distortion, g3, to improve IIP3 without
hurting the IIP2, as will seen in th following subsections.
4.4.1 Input impedance and gain
While calculating the input impedance of the proposed CGLNA, the coupling
capacitors, C1 and C2, in Fig. 4.7 are replaced with short circuits since they are
much larger than the gate and drain capacitances of the input transistors, MN , and
MP . Referring to the small signal model of the proposed CGLNA, shown in Fig. 4.9,
the differential input impedance, Rin is given by:
Rin =
1 + gdsNRL/2 + gdsPRL/2
gmN + gmP + gdsN/2 + gdsP/2
. (4.15)
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where gmN , gmP , and gdsN , gdsP are the transconductances and the output con-
ductances of the transistors MN and MP , respectively. Thus, the input matching
condition is given by
(2gm + gds)Rs = 1 + gdsRL/2. (4.16)
where gm = gmN + gmP , gds = gdsN + gdsP , and Rs = 50Ω. Neglecting the transistors
output conductances (gds = 0), the input matching condition reduces to
2gmRs = 1. (4.17)
which is the same result for the cross-coupled CGLNA reported in [22]. Boosting the
effective transconductance, (2gm), compared to the conventional CGLNA enables the
use of lower gmN and gmN values to achieve the same resistive input matching. This
means less bias current and hence, lower power consumption. Lower noise figure is
also achieved as will be seen later.
The differential voltage gain, Av =
V op−V on
V ip−V in of the proposed CGLNA, shown in
Fig. 4.7, is given by:
Av =
2gm + gds
1 + gdsRL/2
RL/2. (4.18)
4.4.2 Stability
The condition of stability is based on the approach of the return ratio, RR [25].
This approach is used to study the amplifier stability in the presence of feedback
loops and to model bidirectional paths between input and output. For the proposed
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Figure 4.10: Schematic of the proposed CGLNA showing noise sources.
CGLNA, the RR has the following expression:
RR =
−2gmRs
1 + 2gmRs
. (4.19)
The proposed CGLNA is stable if −1 < RR < 0 and this is always guaranteed.
4.4.3 Noise analysis
Fig. 4.10 shows a simplified model for the noise sources of the proposed CGLNA.
The circuit noise performance is analyzed and its NF is computed assuming that the
dominant noise sources are due to the thermal noise of the transistors and the load.
The coupling capacitors, C1 and C2, in Fig. 4.7 are replaced with short circuits.
Each half circuit contributes four sources of noise: The source resistance, vns, the
thermal noise due to MN , in,MN , the thermal noise due to MP , in,MP , and that due
to the load, in,RL , as shown in Fig. 4.7. Constructing the small signal model of the
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Figure 4.11: Small signal model of the proposed CGLNA showing noise sources.
transistors MN and MP and considering the effect of their output conductances, gdsN
and gdsP , respectively, as shown in Fig. 4.11, the induced differential output noise
currents due to each noise source is given by:
i2ns−out =
(2gm + gds)
2v2ns
(1 + 2gmRs + ggdsRs + ggdsRL/2)2
(4.20)
i2n,MN−out =
i2n,MN
(1 + 2gmRs + ggdsRs + ggdsRL/2)2
(4.21)
i2n,MP−out =
i2n,MP
(1 + 2gmRs + ggdsRs + ggdsRL/2)2
(4.22)
i2n,RL−out =
2(2gmRs + gdsRs + 1)
2i2n,RL
(1 + 2gmRs + ggdsRs + ggdsRL/2)2
. (4.23)
where gm = gmN + gmP and gds = gdsN + gdsP . Substituting with v2ns = 4kTRs∆f ,
i2n,MN = 4kT
γN
αN
gmN∆f , i2n,MP = 4kT
γP
αP
gmP∆f , and i2n,RL−out = 4kT/RL∆f , the
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noise factor, F , is given by:
F =
i2ntotal−out
i2ns−out
= 1 +
i2n,MN−out + i
2
n,MP−out + i
2
n,RL−out
i2ns−out
= 1 +
γN
αN
gmN
(2gm + gds)2Rs
+
γP
αP
gmP
(2gm + gds)2Rs
+
2(2gmRs + gdsRs + 1)
2
(2gm + gds)2RsRL
. (4.24)
Note that the last term accounts for the noise contribution due to the load, RL.
Increasing the value of RL relative to Rs reduces the load noise contribution to
the overall noise figure. Neglecting the transistors output impedance and the load
thermal noise and under the input power matching condition, 2(gmN + gmP )Rs = 1,
F reduces to
F = 1 +
γN
αN
gmN
2gm
+
γP
αP
gmP
2gm
. (4.25)
For gmN = gmP and
γN
αN
= γP
αP
= γ
α
, F is given by:
F = 1 +
γ
2α
. (4.26)
which is the same results for the cross-coupled CGLNA reported by Zhuo in [22].
Compared to the conventional CGLNA, the proposed CGLNA can achieve less noise
figure using the same concept of transconductance boosting in [22]. intuitively,
gmboosting allows the use of lower gmN and gmP values which is translated to smaller
bias current that results in less channel noise from the input transistor and corre-
spondingly leads to smaller noise contribution.
4.4.4 Linearity
As shown in the previous subsections, tha using the capacitively cross-coupled
complementary NMOS/PMOS doesn’t hurt the matching and noise figure compared
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Figure 4.12: Common-gate schematic for distortion analysis (a) PMOS (b) NMOS
(c) Complementary NMOS/PMOS DS.
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to the capacitively cross-coupled NMOS. However, it has the advantage of enhancing
the gain by combining the ac current using the large coupling capacitor, C2, as shown
in Fig. 4.7. The schematic of the common-gate amplifier for distortion analysis for
NMOS, PMOS, and complementary NMOS/PMOS is shown in Fig. 4.12. The ac
NMOS and PMOS currents, idsn and idsp, respectively and the ac complementary
NMOS/PMOS output current, iout are expressed by the following power series:
idsn = g1Nvgs + g2Nv
2
gs + g3Nv
3
gs
= −g1Nvx + g2Nv2x − g3Nv3x. (4.27)
idsp = g1Pvsg + g2Pv
2
sg + g3Pv
3
sg
= g1Pvx + g2Pv
2
x + g3Pv
3
x. (4.28)
iout = idsp − idsn
= (g1P + g1N) vx + (g2P − g2N) v2x + (g3P + g3N) v3x. (4.29)
It can be seen from (4.29) that the amplifier linear transconductance increases,
the nonlinear second-order distortion decreases because g2P and g2N have the same
sign, and the nonlinear third-order distortion decreases because g3P and g3N have
different signs. As shown in Fig. 4.13, a cancellation window for g3 exists for a finite
input range compared to just a point in the optimal biasing linearization technique.
Moreover, g2 = 0 happens at the same region where the improvement of g3 exists,
which means that the optimum IIP2 and IIP3 can share the same optimum bias.
Improvement in IIP2 happens at a single point though. In our case, IIP2 is not a
62
VX (V)
g
2
 (
A
/V
2
)
g2=0 
VX (V)
g
3
 (
A
/V
3
)
g3 cancellation 
window
(a)
(b)
Figure 4.13: Second/third-order nonlinear distortion coefficients of NMOS, PMOS,
and total for complementary NMOS/PMOS as a function of the bias (IBM 90 nm
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concern because we are dealing with differential signals.
4.5 Circuit design and measurement results
The proposed linear LNA with an IIP 3 of 6 dBm, voltage gain of 15.5 dB, 3-dB
bandwidth of 1.6 GHz and a minimum noise figure of 3 dB over the band is imple-
mented by the IBM 90nm CMOS process. A highly linear voltage buffer is used at
the LNA output to drive the 50Ω load of the measuring equipment. Coupling capac-
itors are used between the LNA and the buffer to provide the buffer with separate
DC bias. The gain and noise figure of the buffer are predetermined to de-embed their
effect from the overall response to get the LNA response. The total schematic of the
LNA with the buffer is shown in Fig. 4.14. Table 4.1 shows the transistor aspect ra-
tios for the proposed LNA and buffer. In the layout implementation, the transistors
are laid out with maximum number of fingers and close to minimum width per finger
to minimize the effective series gate resistance, to reduce the signal loss and improve
the noise figure specially for the input transistors, MN and MP . The coupling ca-
pacitors, employed in the design, are implemented using MIMCAP device supported
by the IBM 90nm CMOS process which has a density of 5.8 fF/µm2 . The biasing
resistors are implemented using poly resistors. Fig. 4.15 shows a micrograph of the
fabricated CGLNA/buffer with a chip size of 1mm×1mm (including the pads). The
core LNA area is 0.03 mm2
The core LNA consumes 0.86 mA from a 1.8 V supply while the buffer consumes
10 mA from a 2 V supply. The LNA is encapsulated in a micro leadframe (QFN)
open package, where the DC biases and input RF signal are applied/monitored using
an FR-4 printed circuit board (PCB). The output signal is monitored using a G-S-G-
S-G differential probe. This measurement setup is used to evaluate the performance
of the LNA including the PCB traces and packaging effect. Baluns are used at
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Figure 4.15: Die photo of the proposed LNA.
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input and the output for single-ended to differential signal conversion. Figs. 4.16,
4.17, and 4.18 show the post layout simulated and the measured input reflection
coefficient, S11, voltage gain, and noise figure, NF , respectively. They are plotted
versus RF input frequency up to 2 GHz after de-embedding the effect of the output
buffer. The measured S11 is lower than -12 dB from 100 MHz up to 2 GHz (Fig.
4.16). The voltage gain is measured to be 15.5 dB in the passband with an upper
3-dB frequency of 1.6 GHz (Fig. 4.17). The measured minimum NF is 3 dB with
degraded performance at the lower and higher frequencies because of the flicker noise
and LNA bandwidth limitation respectively (Fig. 4.18). The input-referred intercept
point, IIP 3, for the proposed wideband CGLNA is measured using a two-tone test for
a 150 MHz operating frequency. The two tones are applied with the same amplitude
and a frequency offset of 30 MHz. An IIP 3 value of 6 dBm is obtained as shown in
Fig. 4.19.
Table 4.2 compares the performance of the proposed CGLNA with that of the
state-of-the-art wideband LNAs around the same frequency range. The power con-
sumption reported is of the core LNA only. As shown in the table, the proposed
broadband LNA can achieve good NF and linearity with low power consupmtion
when compared to previously reported wideband LNAs.
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Table 4.1: Transistor aspect ratios for the LNA and buffer
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44 µm
0.1 µm
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0.1 µm
35 µm
0.175 µm
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Figure 4.16: Measured and simulated input matching versus RF input signal fre-
quency
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Figure 4.17: Measured and simulated voltage gain versus RF input signal frequency
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Figure 4.18: Measured and simulated noise figure versus RF input signal frequency
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Figure 4.19: Measured IIP 3 for the proposed CGLNA
Table 4.2: Performance summary of the proposed broadband LNA and comparison
with the existing work
Ref. Gain Freq. Range NFmin S11 IIP 3 PDC Active Area Tech
(dB) (GHz) (dB) (dB) (dBm) (mW) (mm2) CMOS
[40] 14 (b) 0.048-1.2 3 <-8 3 34.8 0.16 0.18 µm
[41] 14.5 (b) 0.8-2.1 2.6 -8.5 16 17.4 0.1 0.13 µm
[28] 20.5 (b) 0.02-1.175 3 (a) <-10 2.7 32.4 0.12 0.18 µm
[29] 13.7 0.002-1.6 1.9 (a) <-8 0 35 0.075 0.25 µm
[46] 14 (b) 0.04-1.2 2.1 <-10 0 14.4 0.036 0.18 µm
[47] 11.4 0.054-0.88 4.2 <-16.7 5 41.4 0.71 (c) 0.18 µm
[48] 14.5(b) 0.072-0.85 3.6 <-9 2.5 9.6 0.08 0.13 µm
[49] 14.5(b) 0.15-1 2.5 <-8 1 3 0.06 0.13 µm
This work 15.5 0.1-1.6 3 -12 6 1.55 0.03 90 nm
a Estimated from data provided in the corresponding papers.
b Power Gain.
c Total area
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5. HIGH-PSRR LOW-POWER SINGLE SUPPLY OTA∗
A CMOS single supply operational transconductance amplifier (OTA) is reported
in this work. It has high power supply rejection capabilities over the entire gain
bandwidth (GBW). The OTA is fabricated on the AMI 0.5 µm CMOS process.
Measurements show power supply rejection ratio (PSRR) of 120 dB till 10 KHz.
At 10 MHz, PSRR is 40 dB. The high performance PSRR is achieved using a high
impedance current source and two noise reduction techniques. The OTA offers a very
low current consumption of 25 µA from a 3.3 V supply. It is suitable for applications
such as Low Drop Out voltage regulators (LDOs).
5.1 Introduction
TThe recent trend of System-on-Chip (SOC) implementation of modern inte-
grated circuits (IC) processes, have employed analog circuits to be placed in the
same environment with noisy digital, switched capacitors, and DC-DC converter cir-
cuitry, thus experience a high noise coming in from the supply lines. This noise
can significantly decrease the performance by reducing in the dynamic range of the
whole system, especially in high precision systems or if the circuits that are sensitive
to supply noise are at the very beginning of the power supply/reference chain. It is
therefore essential that the circuits in these applications, e.g. operational amplifiers
(OAs) that are used as voltage reference buffers or as on chip low dropout regulators,
have good power supply regulation both at DC and at high frequency.
The performance of a system influenced by power supply variation is described
as Power Supply Rejection Ratio (PSRR) [50]. If the transfer function from input
∗Part of this chapter is reprinted with permission from ”High-PSRR low-power single supply
OTA,” by E. A. Sobhy, S. Hoyos, and E. Sanchez-Sinencio , March 2010. Electronics Letters, vol.
46, no. 5, pp. 337-338.
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Figure 5.1: Block Diagram of general electric circuit.
to output is A(s) and the transfer function from power node to output is Ap(s),
PSRR(s), as shown in Fig. 5.1, is defined as:
PSRR(s)(dB) = 10log(
Ap(s)
Ap(s)
). (5.1)
A number of different techniques have been developed to overcome the problem
of power supply rejection [50, 51, 52, 53]. The main focus of most of the solution
is directed towards the improvement of the supply line rejection for mid frequency
range where the compensation capacitor of the two stage miller amplifier, in Fig.5.2,
becomes short, thus making the second stage acts like a unity gain buffer and reflects
the variation at the supply lines to the output without any attenuation. One of the
techniques is the insertion of a cascode transistor [51] between the compensation
capacitor and gate of output transistor to prevent it from getting diode connected at
high frequency. This technique offers a much improved high frequency power supply
rejection ratio (PSRR) but complicates the compensation of the amplifier. Another
method involves using a parallel path [52] from the supply lines to the output to
cancel out the noise coming from the supply at the frequency of interest. This
method provides a high PSRR without disturbing the signal path and has no effect
on the stability, but need a separate branch which increases the power requirement.
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Figure 5.2: Two Stage Miller Amplifier.
A high PSRR class AB topology [53] is also a solution. It uses a completely separated
NMOS and PMOS signal path and a thick gate oxide transistor which shields the
NMOS cascode transistors from impact ionization at high supply voltages. This
technique requires extra fabrication process for the thick gate oxide.
In this work, a CMOS single supply operational transconductance amplifier (OTA)
with high PSRR is presented. A high output impedance current source [54, 55] and
noise reduction techniques are used to improve of PSRR both at DC and at higher
frequency up to the gain bandwidth (GBW) of the OTA, respectively. The presented
OTA has a simple structure and it offers a very low quiescent current (25 µA) com-
pared to other reported structures. The Chapter is organized as follows. In Section
2, background on the PSRR rejection techniques is summarized. Section 3 covers
the new proposed solution. Finally, measurement result is shown in section 4.
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Figure 5.3: Cascode Compensation PSRR technique.
5.2 Background
5.2.1 Use of cascode transistor [51]
The circuit for realizing high PSRR using a cascode compensation technique
is shown in Fig. 5.3. The addition of the cascode transistors in the input stage
permits the connection of the compensating capacitor to the source of a common-
gate device (cascode transistor), which decouples the gate of the driver transistor
from the compensation capacitor. This technique offers a much improved high-
frequency power-supply rejection ratio (PSRR), but complicates the compensation
of the amplifier. One disadvantage of this circuit, however, is a reduction in common-
mode input range due to the voltage drop across the cascodes which limits the use of
such circuits in applications that uses a virtual ground such as the switched capacitor
integrators. Unity gain buffers which required wide common-mode input range can’t
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Figure 5.4: Parallel path using current mirror PSRR technique.
use this scheme.
5.2.2 Use of Parallel path [52]
A simple circuit technique is presented for improving poor midband power sup-
ply rejection ratio (PSRR) of single ended amplifiers that use Miller capacitance to
set location of the dominant pole. The principle of the technique is to create an
additional parallel signal path from the power supply to the output, which cancels
the dominating unity gain signal path through the output stage and Miller capacitor
above the dominant pole frequency. The technique is able to have improvement of
more than 20 dB over the two stage Miller capacitance amplifier. As shown in Fig.
5.4, a current amplifier is created from the supply to the output using current mirror,
thus controlling the size of the capacitor needed in the branch by the current ratio.
The parallel path for the PSRR circuitry means that the third pole is not visible to
the differential signal path, and therefore it does not degrade the stability margins.
In other words, high frequency pole considered, which allows the presented technique
to be used equally well in heavy resistive load applications, where the absolute sec-
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(a)
(b)
Figure 5.5: (a) Small signal model of the output stage (b) Implementation of Class
AB compensation for high PSRR.
ond pole location varies considerably with the load current. Also, this technique is
robust to mismatches since it relies on current mirror and capacitor ratios which are
well controlled in practice. However, the introduction of the parallel path leads to a
reduction in the DC gain by 6 dB, and an increase in noise and offset of the amplifier.
5.2.3 Use of ground referenced negative feedback [53]
The main idea behind the PSRR improvement technique discussed here is to use
ground referenced negative feedback, provided by the class AB control loop, to lower
the positive power supply gain above the dominant pole frequency. The negative
75
Vdd
Vdd
M4 M5
M6 M6
M7 M7M7
M8 M8
M8
M9
C1
R1
Vbias1
M1
M2
M3
Vin+ Vin-
CL
Vbias2
M1
M2
M3
C2 C2
R2 R2
Iout
1:2
Ry
Y
Figure 5.6: Proposed High PSRR single supply OTA.
feedback path that is responsible for boosting PSRR can be most easily seen by
looking at the small signal model of the output stage as shown in Fig. 5.5(a). If gm2
is neglected by assuming that the disturbance at the Vout is small, the gm1 along with
gm3 forms a ground referenced miller compensated amplifier which has a feedback
network formed by CM2 and R2 around it. It is this feedback that attenuates any
disturbance injected from the power supply through gm1 by the frequency dependent
loop gain. The complete amplifier is shown in Fig. 5.5(b)
5.3 Proposed system
The target is to build an low power OTA with high PSRR not only at DC, to re-
duce the influences of 50/60 Hz clock-frequencies, but also at higher frequency which
is important especially in aliasing (sampled data) contexts where high frequency
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power supply noise can be folded back into the signal band [50]. As shown in Fig.
5.6, a single stage differential pair OTA is used, (M1-M3), in order to minimize the
power consumption and to avoide the GBW limitation of the two stage configura-
tion. The cascode transistor M2 is used to achieve higher open loop voltage gain. To
obtain a high PSRR at DC, an improved tail current source (CS) with high output
impedance is used [54, 55]. The CS consists of transistors (M4-M8) and achieves a
low compliance voltage VDSAT which is suitable for the OTA cascode configuration
employed. For proper operation, transistors M4 and M5 need to satisfy the following
aspect ratios:
W
L M5
= 2
W
L M4
(5.2)
For higher frequency PSRR improvement, two noise reduction solutions are uti-
lized. The first solution, as shown in Fig. 5.6, uses a capacitor, C1, and a resistor,
R1, to form a high pass filter. This filter injects the noise coming from the supply
through M6. The supply noise has an opposite polarity and tends to reduce the noise
coming from the direct pass through M5. Applying the small signal and calculating
iout
vdd
that is approximately given by:
iout
vdd
=
−sC1R1
(1 + sC1R1) (Ry + 1/gm9)
. (5.3)
Given that gm6ro6 and gm9ro9 >> 1, where gmk and rok are the transconductance and
output resistance of transistors M6 and M9, respectively. Ry is the resistance seen
from node Y as shown in Fig. 5.6. Eq. (5.3) represents the high pass filter response
of the of the supply rejection with cut off frequency, ω = 1/(C1R1), that is adjusted
at the frequency of interest.
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Figure 5.7: Measured and simulated Gain and PSRR.
The second solution to improve the PSRR is based on the cross coupled structure
consisting of a pair of matched capacitors and resistors (C2 and R2), as shown in
Fig. 5.6. The idea is based on trying to minimize the gate-to-source voltage of
transistors M2 due to the noise coming from the supply at the frequency of interest
and hence minimizing the noise current to the output. The drawback of this solution
is the increase of the capacitance at the drains of M1 and hence the values of the
nondominant poles at these nodes are reduced which in turns degrade the OTA
GBW. Therefore, C2 value should be carefully chosen.
5.4 Measurement result
The OTA is fabricated on the AMI 0.5 µm CMOS process. The OTA consumes
25 µA from a single supply of 3.3 V. Fig. 5.7 is showing the Gain and PSRR curves.
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At 10 KHz, the PSRR is typically 120 dB and it starts to drop till it reaches 40 dB at
10 MHz. Other performance parameters are summarized in Table 5.1 and compared
with other reported high PSRR amplifiers [53, 56, 57].
Table 5.1: The proposed high PSRR OTA performance and comparison
Parameters This work This work* [56] [57] [53]
Technology 0.5µm 0.5µm 0.35µm 0.8µm 0.35µm
Power Suppy 3.3V 3.3V 2.7-5V ±1V 2.7-5V
Load 1.2 pF 20 pF//2 MΩ 20 pF//10 KΩ 100 pF//25 KΩ 20 pF//1 MΩ
Voltage Gain (dB) 52 40 >106 >100 >90
GBW (MHz) 10 1.28 10.6 1.8 5.4
Phase Margin 42o 83o 51o 51o 61o
PSRR (dB) 120 @1KHz 100 @1KHz 63 @100KHz VDD 64 @100KHz
67.5 @1MHz 85 @1MHz 40 @1MHz 98.06 @1KHz 30 @1MHz
40 @10MHz 80.75 @10KHz
VSS
107.46 @1KHz
91.94 @10KHz
SR+/SR- (V/µs) 3.62/4.56 0.22/0.3 5.8 min 0.82/0.75 -
Current consump-
tion (µA)
25 25 298 203 165
∗ Simulated.
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6. CONCLUSION
In Chapter 2, a new multi-phase multi-path technique has been presented for
harmonic distortion cancellation. It has full digital control in generating the phases
at the digital front-end, aiming at increasing the accuracy and reducing the power
consumption over other reported techniques. Moreover, flexibility in applying the
proposed multi-phase scheme to different current-output PA architectures is achieved.
Mathematical analyses along with simulations were done to verify the proposed idea.
Trade-offs in signal loss, LO harmonics, and image rejection between the poly-phase
multi-path technique in [6] and the proposed technique were also presented.
In Chapter 3, An inductorless broadband CGLNA employing noise reduction
is proposed. The LNA relies on multiple feedbacks to fully decouple the tradeoff
between noise and input power matching. The theory shows that the proposed
approach reduces the lower limit of the noise performance of the previously reported
CGLNAs, allowing for a noise figure around 1.4 dB. Measurements of a fabricated
prototype in 90 nm CMOS technology show a voltage gain of 23 dB with a 3-dB
bandwidth of 1.77 GHz. A minimum noise figure of 1.85 dB and an IIP 3 of -2.85
dBm are also measured. The measured noise figure is lower than the best reported
noise figure of CGLNAs. The LNA consumes 2.8 mW from a 2 V supply.
In Chapter 4, An inductorless capcitive cross-coupled broadband CGLNA em-
ploying linearity distortion reduction is proposed. The LNA relies on complemantery
NMOS/PMOS DS with capacitive coupling for linearity and noise improvement. The
theory shows that the proposed approach can enhance the lineaity without hurting
the noise and gain of the capacitive cross-coupled LNA. Measurements of a fabri-
cated prototype in 90 nm CMOS technology show an IIP 3 of 6 dBm at voltage gain
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of 15.5 dB with a 3-dB bandwidth of 1.6 GHz. A minimum noise figure of 3 dB and
are also measured. The LNA consumes 1.55 mW from a 1.8 V supply.
In Chapter 5, A high PSRR OTA is proposed suitable for LDOs. The OTA is
fabricated and measured. It has rejection capabilities over a wide band up to the
GBW of the OTA. A 52 dB of gain is obtained through single stage differential
amplifier with cascode transistors. High PSRR is achieved at DC till 10 KHz, 120
dB, using a high output impedance current source. PSRR improvement is achieved
at higher frequencies using two noise reduction techniques, a high pass filter and
cross coupled capacitors, which show a PSRR of 40 dB at 10 MHz.
81
REFERENCES
[1] L. Tee, E. Sacchi, R. Bocock, N. Wongkomet, and P. R. Gray, ”A Cartesian-
feedback linearized CMOS RF transmitter for EDGE modulation,” in Proc.
IEEE Symp. VLSI Circuits, June 2006, pp. 232−233.
[2] J. L. Dawson, and T. H. Lee, ”Automatic phase alignment for a fully integrated
Cartesian feedback power amplifier system,” IEEE J. Solid-State Circuits, vol.
38, no. 12, pp. 2269−2279, Dec. 2003.
[3] H. H. Chen, C. Lin, P. C. Huang, and J. T. Chen, ”Joint polynomial and look-
up-table predistortion power amplifier linearization,” IEEE Trans. Circuits Syst.
II, vol. 53, no. 8, pp. 1549−7747, Aug. 2006.
[4] P. Jardin and G. Baudoin, ”Filter look up table method for power amplifiers
linearization,” IEEE Trans. Veh. Tech., vol. 56, no. 3, pp. 1076−1087, May
2007.
[5] L. Ding, Z. Ma, D. R. Morgan, and M. Zierdt, ”A least-squares/Newton method
for digital predistortion of wideband signals,” IEEE Trans. Commun., vol. 54,
no. 5, pp. 833−840, May 2006.
[6] R. Shrestha, E. Klumperink, E. Mensink, G. Wienk, and B. Nauta, ”A
polyphase multipath technique for software-defined radio transmitters,” IEEE
J. Solid-State Circuits, vol.41, no.12, pp. 2681−2692, Dec. 2006.
[7] E. Klumperink, R. Shresthaet, E. Mensink, G. Wienk, Z. Ru, and B. Nauta,
”Multipath polyphase circuits and their application to RF transceivers,” in Proc.
IEEE Int. Symp. Circuits and Systems, May 2007, pp. 273−276.
82
[8] S. Subhan, E. Klumperink, and B. Nauta, ”D/A resolution impact on a poly-
phase multipath transmitter,” in Proc. 19th Annual Workshop on Circuits, Nov.
2008, pp. 272−278.
[9] E. Mensink, E. Klumperink, and B. Nauta, ”Distortion cancellation by
polyphase multipath circuits,” IEEE Trans. Circuits Syst. I, pp. 1785−1794,
Sept. 2005.
[10] A. A. M. Saleh, ”Frequency-independent and frequency-dependent nonlinear
models of TWT amplifiers,” IEEE Trans. Commun., vol. 29, no. 11, pp.
1715−1720, Nov. 1981.
[11] H. Darabi, P. Chang, H. Jensen, A. Zolfaghari, P. Lettieri, J.C. Leete, B. Mo-
hammadi, J. Chiu, Qiang Li, Shr-Lung Chen, Zhimin Zhou, M. Vadipour, C.
Chen, Yuyu Chang, A. Mirzaei, A. Yazdi, M. Nariman, A. Hadji-Abdolhamid,
Ethan Chang, B. Zhao, K. Juan, P. Suri, C. Guan, L. Serrano, J. Leung, J.
Shin, J. Kim, H. Tran, P. Kilcoyne, H. Vinh, E. Raith, M. Koscal, A. Hukkoo,
C. Hayek, V. Rakhshani, C. Wilcoxson, M. Rofougaran, and A. Rofougaran, ”A
Quad-Band GSM/GPRS/EDGE SoC in 65 nm CMOS,” IEEE J. Solid-State
Circuits, vol. 46, no. 4, pp. 870-882, Apr. 2011.
[12] Jae-Hong Chang, Huijung Kim, Jeong-Hyun Choi, Hangun Chung, Jungwook
Heo, Sanghoon Kang, Jong-Dae Bae, Heetae Oh, Youngwoon Kim, Taek-Won
Kwon, R. Kim, Wooseung Choo, Dojun Rhee, and Byeong-ha Park, ”A multi-
standard multiband mobile TV RF SoC in 65nm CMOS,” in IEEE ISSCC Dig.
Tech. Papers, Feb. 2010, pp. 262-263.
[13] Y. Le Guillou, O. Gaborieau, P. Gamand, M. Isberg, P. Jakobsson, L. Jonsson,
D. Le Deaut, H. Marie, S. Mattisson, L. Monge, T. Olsson, S. Prouet, and
83
T. Tired, ”Highly integrated direct conversion receiver for GSM/GPRS/EDGE
with on-chip 84-dB dynamic range continuous-time Σ∆ ADC,”IEEE J. Solid-
State Circuits, vol. 40, no. 2, pp. 403-411, Feb. 2005.
[14] R. Bagheri, A. Mirzaei, S. Chehrazi, M. E. Heidari, M. Lee, M. Mikhemar, W.
Tang, and A. A. Abidi, ”An 800-MHz-6 GHz software- defined wireless receiver
in 90-nm CMOS,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2860-2876,
Dec. 2006.
[15] P. Mak and R. Martins, ”‘A 0.46mm2 4dB-NF unified receiver front-end for
full-band mobile TV in 65nm CMOS,” in IEEE ISSCC Dig. Tech. Papers, Feb.
2011, pp. 172-174.
[16] Huijung Kim, Sanghoon Kang, Jae-Hong Chang, Jeong-Hyun Choi, Hangun
Chung, Jungwook Heo, Jong-Dae Bae, Wooseung Choo, and Byeong-ha Park,
”A multi-standard multi-band tuner for mobile TV SoC with GSM Interoper-
ability” in IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 189-192.
[17] Hyunwon Moon, Juyoung Han, Seung-Il Choi, Dongjin Keum, and Byeong-
Ha Park, ”An Area-Efficient 0.13-µm CMOS Multiband WCDMA/HSDPA Re-
ceiver,” IEEE Trans. Microw. Theory Tech., vol. 58, no. 5, pp. 1447-1455, May
2010.
[18] K. Entesari, A.R. Tavakoli, and A. Helmy, ”CMOS Distributed Amplifiers With
Extended Flat Bandwidth and Improved Input Matching Using Gate Line With
Coupled Inductors,” IEEE Trans. Microw. Theory Tech., Volume 57, Issue 12,
pp. 2862-2871, Part 1, Dec. 2009.
[19] T. Chang, J. Chen, L.A. Rigge, J. Lin, ”ESD-protected wideband CMOS
LNAs using modified resistive feedback techniques with chip-on-board pack-
84
aging,”IEEE Trans. Microw. Theory Tech., vol. 56, no. 8, pp. 1817-1826, Aug.
2008.
[20] J.-H. C. Zhan and S. S. Taylor, ”A 5 GHz resistive feedback CMOS LNA for
low-cost multi-standard applications,” in IEEE ISSCC Dig. Tech. Papers, Feb.
2006, pp. 721730.
[21] H. J. Lee, D. S. Ha, and S. S. Choi, ”A 3 to 5 GHz CMOS UWB LNA with
Input Matching Using Miller Effect,” IEEE J. Solid-State Circuits, Feb. 2006,
pp. 731-740.
[22] W. Zhuo, X. Li, S. Shekhar, S. H. K. Embabi, J. P. de Gyvez, D. J. Allstot, and
E. Sanchez-Sinencio, ”A capacitor cross-coupled commongate low-noise ampli-
fier,” IEEE Trans. Circuits Syst. II, vol. 52, no. 12, pp. 875879, Dec. 2005.
[23] A. Amer, E. Hegazi, H. Ragai, ”A Low-Power Wideband CMOS LNA for
WiMAX,” IEEE Trans. Circuits Syst. II, vol. 54, no. 1, pp. 48, Jan. 2007.
[24] A. Liscidini, M. Brandolini, D. Sanzogni, ”A 0.13 µm CMOS Front-end for
DCS1800/UMTS/802.11b-g With Multiband Positive Feedback Low-Noise Am-
plifier,” IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 981988, Apr. 2006.
[25] A. Liscidini, G. Martini, D. Mastantuono, R. Castello, ”Analysis and Design
of Configurable LNAs in Feedback Common-Gate Topologies,” IEEE Trans.
Circuits and Syst. II, vol. 55, no. 8, pp. 733-737, Aug. 2008.
[26] K. Jusung, S. Hoyos, J. Silva-Martinez, ”Wideband Common-Gate CMOS LNA
Employing Dual Negative Feedback With Simultaneous Noise, Gain, and Band-
width Optimization,” IEEE Trans. Microw. Theory Tech., vol.58, no.9, pp. 2340-
2351, Sept. 2010.
85
[27] S. Woo, W. Kim, C. Lee, K. Lim, and J. Laskar, ”A 3.6mW differential common-
gate CMOS LNA with positive-negative feedback,” in IEEE ISSCC Dig. Tech.
Papers, Feb. 2009, pp. 218219.
[28] S. Seong-Sik, I. Dong-Gu, K. Hong-Teuk, L. Kwyro, ”A Highly Linear Wideband
CMOS Low-Noise Amplifier Based on Current Amplification for Digital TV
Tuner Applications,” IEEE Microwave and Wireless Component Letters, vol.
18, no. 2, pp. 118120, Feb. 2008.
[29] F. Bruccoleri, E. Klumperink, and B. Nauta, ”Wide-band CMOS low noise
amplifier exploiting thermal-noise canceling,” IEEE J. Solid-State Circuits, vol.
39, no. 2, pp. 275282, Feb. 2004.
[30] M. Vidojkovic, M. Sanduleanu, J. van der Tang, P. Baltus, and A. van Roer-
mund, ”A 1.2 V, inductorless, broadband LNA in 90 nm CMOS LP,” in IEEE
RFIC Symp. Dig., 2007, pp. 5356.
[31] M. El-Nozahi, A. A. Helmy, E. Sanchez-Sinencio, and K. Entesari, ”An Inductor-
Less Noise-Cancelling Broadband Low Noise Amplifier With Composite Tran-
sistor Pair in 90 nm CMOS Technology,” IEEE J. Solid-State Circuits, vol. 46,
no. 5, pp. 1111-1122, May 2011.
[32] W.-H. Chen, G. Liu, B. Zdravko, A.M. Niknejad, ”A highly linear broadband
CMOS LNA employing noise and distortion cancellation,” Proc. of IEEE Radio
Frequency Conference Digests, pp. 61-64, 2007.
[33] Donggu Im, Ilku Nam, Jae-Young Choi, Bum-Kyum Kim, and Kwyro Lee, ”A
CMOS Active Feedback Wideband Single-to-Differential LNA Using Inductive
Shunt-Peaking for Saw-less SDR Receivers,” in IEEE A-SSCC Dig. Tech. Pa-
pers, Nov. 2010, pp. 1-4.
86
[34] Hongrui Wang, Li Zhang, and Zhiping Yu, ”A Wideband Inductorless LNA With
Local Feedback and Noise Cancelling for Low-Power Low-Voltage Applications,”
IEEE Trans. Circuits Syst. I, vol. 57, no. 8, pp. 1993-2005, Aug. 2010.
[35] E. A. Sobhy, A. Helmy, S. Hoyos, K. Entesari and E. Sa´nchez-Sinencio, ”A 2.8
mW Sub-2 dB Noise Figure Inductorless Wideband CMOS LNA Using Dou-
ble Capacitive Cross-Coupling and Positive Feedback,” IEEE Trans. Microw.
Theory Tech., Vol. 59, Issue 12, pp. 3154-3161, Dec. 2011.
[36] P. H. Woerlee, M. J. Knitel, R. van Langevelde, D. B. M. Klaassen, L. F.
Tiemeijer, and A. J. Scholten, ”RF-CMOS performance trends,” IEEE Trans.
Electron Devices, vol. 48, no. 8, pp. 1776-1782, Aug. 2001.
[37] K. Lee, I. Nam, I. Kwon, J. Gil, K. Han, S. Park, and B.-I. Seo, ”The impact of
semiconductor technology scaling on CMOS RF and digital circuits for wireless
application,” IEEE Trans. Electron Devices, vol. 52, no. 7, pp. 1415-1422, Jul.
2005.
[38] Y. S. Youn, J. H. Chang, K. J. Koh, Y. J. Lee, and H. K. Yu, ”A 2 GHz 16
dBm IIP3 low noise amplifier in 0.25 µm CMOS technology,” in IEEE ISSCC
Dig. Tech. Papers, Feb.2003, pp. 452-453.
[39] V. Aparin and L. E. Larson, ”Modified derivative superposition method for
linearizing FET low-noise amplifiers,” IEEE Trans. Microw. Theory Tech., vol.
53, no. 2, pp. 571-581, Feb. 2005.
[40] D. Im, I. Nam, H. Kim, and K. Lee, ”A wideband CMOS low noise amplifier
employing noise and IM2 distortion cancellation for a digital TV tuner,” IEEE
J. Solid-State Circuits, vol. 44, no. 3, pp. 686-698, Mar. 2009.
87
[41] W.-H. Chen, G. Liu, B. Zdravko, A.M. Niknejad, ”A highly linear broadband
CMOS LNA employing noise and distortion cancellation,” IEEE J. Solid-State
Circuits, vol. 43, no. 5, pp. 1164-1176, May 2008.
[42] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cam-
bridge, U.K.: Cambridge Univ. Press, 1998.
[43] H. Zhang and E. Sanchez-Sinencio, ”Linearization Techniques for CMOS Low
Noise Amplifiers: A Tutorial,” IEEE Trans. Circuits Syst. I, vol. 58, no. 1, Jan.
2011.
[44] V. Aparin, G. Brown, and L. E. Larson, ”Linearization of CMOS LNAs via
optimum gate biasing,” in Proc. IEEE Int. Circuits Syst. Symp., Vancouver,
BC, Canada, May 2004, vol. 4, pp. 748-751.
[45] B. Kim, J.-S. Ko, and K. Lee, ”Highly linear CMOS RF MMIC amplifier using
multiple gated transistors and its volterra series analysis,” in IEEE MTT-S Int.
Microwave Symp. Dig., May 2001, vol. 1, pp. 515-518.
[46] Y.-H. Yu, Y.-S. Yang, and Y.-J. Chen, ”A compact wideband CMOS low noise
amplifier with gain flatness enhancement,” IEEE J. Solid-State Circuits, vol.
45, no. 3, pp. 502-509, Mar. 2010.
[47] S. Lou and H. C. Luong, ”A wideband CMOS variable-gain low-noise amplifier
for cable TV tuners,” in IEEE Asian Solid-State Conf. Dig., Nov. 2005, pp.
181-184.
[48] D. Im, I. Nam, and K. Lee, ”A Low Power Broadband Differential Low Noise
Amplifier Employing Noise and IM3 Distortion Cancellation for Mobile Broad-
88
cast Receivers,” IEEE Microw. Wireless Compon. Lett., vol. 20, no. 10, pp.
566-568, Oct. 2010.
[49] M.-C. Kuo, C.-N. Kuo, and T.-C. Chueh, ”Wideband LNA compatible for dif-
ferential and single-ended inputs,” IEEE Microw. Wireless Compon. Lett., vol.
19, no. 7, pp. 482-484, Jul. 2009.
[50] M. S. J. Steyaert, W. M. C. Sansen,” Power Supply Rejection Ratio in Opera-
tional Transconductance Amplifiers,” IEEE Trans. Circuits Syst. I, vol. 37, pp.
1077-1084, 1990.
[51] D.B. Ribner and M.A. Copeland, ” Design Techniques for Cascoded CMOS Op
Amps with improved PSRR and Common-Mode Input Range,” IEEE J. Solid
State Circuits, vol. 19, No. 6, pp 919-925, December 1984
[52] M. Loikkanen and J. Kostamovaara, ”PSRR improvement technique for ampli-
fiers with miller capacitor,” in Proc. IEEE International Symposium on Circuits
and Systems (ISCAS), May 21-24, 2006, Island of Kos, Greece, pp. 1394 -1397.
[53] M. Loikkanen, P. Keranen and J. Kostamovaara, ”Single supply high PSRR
class AB amplifier,” Electronics Letters, vol. 44, pp 70-71, Jan. 2008.
[54] F. You, S. H. K. Embabi, J. F. Duque-Carrillo, and E. Sanchez-Sinencio, ”An
Improved Tail Current Source for Low Voltage Applications,” IEEE Journal of
Solid-State Circuits, vol. 32, No. 8, Aug. 1997, pp. 1173-1180.
[55] V. Ivanov, J. Zhou, and I. M. Filanovsky, ”A 100-dB CMRR CMOS operational
amplifier with single-supply capability,” IEEE Trans. Circuits Syst. II, vol. 54,
pp. 397-401, May 2007.
89
[56] M. Loikkanen, G. BognaZˇr and J. Kostamovaara, ”PSRR improvement tech-
nique for single supply class AB power amplifiers”, ELECTRONICS LETTERS,
Vol. 42, No. 25, Dec. 2006.
[57] K. N. Leung and P. K. T. Mok, ”Nested Miller Compensation in Low-Power
CMOS Design”, IEEE Trans. Circuits Syst. II, vol. 48, no. 4, April 2001.
90
